From nobody Sat May 18 23:55:15 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1586414117; cv=none; d=zohomail.com; s=zohoarc; b=Hz1UmMfCQQ/WqyInEzQdLIBUResjRf8S1Hsv2j7dbH9fvXAoi03HweoINE00myWihMDJVnLbRUSJDLxpPlJYwTRrErqJbfuBWwZnkF9VKxfeyVPc1SiO4ldQpkScxh/ZeM0QIdVBckCOisJCJd2nz2o0DKiYyOhbQnvW+QzyndU= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1586414117; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:To; bh=ZmE5h1aLZp027rDdE+g5gn6VrUy0NeUQFkvn4C15CGI=; b=bEsXGJXVIXHbHoCDFf0AEZUzoKMtEbHIDSR6PvA5oFbm2Dvng/XnsVypM1iZtlcxtUy3/oXnFc5gXuagkwyi9pqDcgbvl6uNnAlkZzZIDov0Z3gXF/lHqASHs3HE9a+DCtv69irSvzYaRxd6noQHYyYRMaPG5y9Td+JdAOFEBEs= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1586414117049257.09122796333907; Wed, 8 Apr 2020 23:35:17 -0700 (PDT) Received: from localhost ([::1]:43994 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jMQmR-0003Mv-5m for importer@patchew.org; Thu, 09 Apr 2020 02:35:15 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:37734) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1jMQjJ-0002WP-82 for qemu-devel@nongnu.org; Thu, 09 Apr 2020 02:32:06 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1jMQjH-0007s7-UU for qemu-devel@nongnu.org; Thu, 09 Apr 2020 02:32:01 -0400 Received: from mail-pf1-x443.google.com ([2607:f8b0:4864:20::443]:44656) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1jMQjF-0007pn-0a; Thu, 09 Apr 2020 02:31:57 -0400 Received: by mail-pf1-x443.google.com with SMTP id b72so3653814pfb.11; Wed, 08 Apr 2020 23:31:56 -0700 (PDT) Received: from localhost.localdomain ([45.124.203.18]) by smtp.gmail.com with ESMTPSA id c126sm18681121pfb.83.2020.04.08.23.31.52 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Apr 2020 23:31:55 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=ZmE5h1aLZp027rDdE+g5gn6VrUy0NeUQFkvn4C15CGI=; b=PSn70f78MyLH+mIrRZMoQInXo/Kt68ekT2UK8qYNFh2HdXvsNnCEQNqcTnsMMjtWFf dEj8/AP+/RTro/h8wNaSU0GwCG8RcMTTcycgyMO+24LuXR2ObBKyC2sE9Pn63lc09nve i/yGywstIyaPoUcYbp2SLSy0p3dkyY41wSl86JVAr+5TkFzy8ykp9VdbrPwbARvsU7Nt FR8kk90iM9ON0NDXLOUT6pzSm1zJUQRfuaSTVSLgBEja+RlCsJ6FF2Cb563NYzQDiDq+ bZR4smpq3cwfhCZRpgT03MMMI2ajl4/eXAXvzcd95SfBL3HhP7QDNUdpMhpYEu1n+0DX RkMQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :mime-version:content-transfer-encoding; bh=ZmE5h1aLZp027rDdE+g5gn6VrUy0NeUQFkvn4C15CGI=; b=KaiAbmqy+xRozmHVkO9szGGucaJgd9CFG1AY+wZ30aO8BdL/8n35KD8DUcIu63DM6N WNJUGgEJd8HgI1onnFSbLVWmMHt5lAVm7EOcNmrl6aAViRzpfFMJDwJI4Zvip7981XNK TiNmsziK/wcbMsyXWcJFWf7QY3a+7/PVhOG3qoncXw5T6jZxV6/3lKrTKMuONhG32YTG PZquTEe1Cw0AP430Q40mh7rM23khDnVcXiEr7O/ma3wSo1X/2zobeFYbxAiOg3ZDjBl+ zhTpkC+B6tlOiAHpOqXeiXRSHyRRax28+hOu59pByTacheIygwmoUHgLleSByZFe8VIH PZww== X-Gm-Message-State: AGi0PubEqTb3uNCgw2A3c7jIILmrqVmM0n++omeXcjmlFEehFm5nKC2W EGM/3xYWMbzOZMlTN3ulzV0= X-Google-Smtp-Source: APiQypJHtrQqZXYnOp02eYRsl8QouoXY6R6EmsxAomHrC/vSMlKx455M+40Q+jSjTYY10rdAG2+4Xg== X-Received: by 2002:a63:e44f:: with SMTP id i15mr3392475pgk.310.1586413915747; Wed, 08 Apr 2020 23:31:55 -0700 (PDT) From: Joel Stanley To: =?UTF-8?q?C=C3=A9dric=20Le=20Goater?= , Peter Maydell Subject: [PATCH v2] aspeed: Add boot stub for smp booting Date: Thu, 9 Apr 2020 16:01:37 +0930 Message-Id: <20200409063137.803522-1-joel@jms.id.au> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::443 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Andrew Jeffery , qemu-arm@nongnu.org, =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) This is a boot stub that is similar to the code u-boot runs, allowing the kernel to boot the secondary CPU. u-boot works as follows: 1. Initialises the SMP mailbox area in the SCU at 0x1e6e2180 with default = values 2. Copies a stub named 'mailbox_insn' from flash to the SCU, just above the mailbox area 3. Sets AST_SMP_MBOX_FIELD_READY to a magic value to indicate the secondary can begin execution from the stub 4. The stub waits until the AST_SMP_MBOX_FIELD_GOSIGN register is set to a magic value 5. Jumps to the address in AST_SMP_MBOX_FIELD_ENTRY, starting Linux Linux indicates it is ready by writing the address of its entrypoint function to AST_SMP_MBOX_FIELD_ENTRY and the 'go' magic number to AST_SMP_MBOX_FIELD_GOSIGN. The secondary CPU sees this at step 4 and breaks out of it's loop. To be compatible, a fixed qemu stub is loaded into the mailbox area. As qemu can ensure the stub is loaded before execution starts, we do not need to emulate the AST_SMP_MBOX_FIELD_READY behaviour of u-boot. The secondary CPU's program counter points to the beginning of the stub, allowing qemu to start secondaries at step four. Reboot behaviour is preserved by resetting AST_SMP_MBOX_FIELD_GOSIGN when the secondaries are reset. This is only configured when the system is booted with -kernel and qemu does not execute u-boot first. Reviewed-by: C=C3=A9dric Le Goater Tested-by: C=C3=A9dric Le Goater Signed-off-by: Joel Stanley --- v2: test for number of CPUs --- hw/arm/aspeed.c | 65 +++++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 65 insertions(+) diff --git a/hw/arm/aspeed.c b/hw/arm/aspeed.c index 88bcd6ff3fbd..e363e495ef48 100644 --- a/hw/arm/aspeed.c +++ b/hw/arm/aspeed.c @@ -116,6 +116,58 @@ static const MemoryRegionOps max_ram_ops =3D { .endianness =3D DEVICE_NATIVE_ENDIAN, }; =20 +#define AST_SMP_MAILBOX_BASE 0x1e6e2180 +#define AST_SMP_MBOX_FIELD_ENTRY (AST_SMP_MAILBOX_BASE + 0x0) +#define AST_SMP_MBOX_FIELD_GOSIGN (AST_SMP_MAILBOX_BASE + 0x4) +#define AST_SMP_MBOX_FIELD_READY (AST_SMP_MAILBOX_BASE + 0x8) +#define AST_SMP_MBOX_FIELD_POLLINSN (AST_SMP_MAILBOX_BASE + 0xc) +#define AST_SMP_MBOX_CODE (AST_SMP_MAILBOX_BASE + 0x10) +#define AST_SMP_MBOX_GOSIGN 0xabbaab00 + +static void aspeed_write_smpboot(ARMCPU *cpu, + const struct arm_boot_info *info) +{ + static const uint32_t poll_mailbox_ready[] =3D { + /* + * r2 =3D per-cpu go sign value + * r1 =3D AST_SMP_MBOX_FIELD_ENTRY + * r0 =3D AST_SMP_MBOX_FIELD_GOSIGN + */ + 0xee100fb0, /* mrc p15, 0, r0, c0, c0, 5 */ + 0xe21000ff, /* ands r0, r0, #255 */ + 0xe59f201c, /* ldr r2, [pc, #28] */ + 0xe1822000, /* orr r2, r2, r0 */ + + 0xe59f1018, /* ldr r1, [pc, #24] */ + 0xe59f0018, /* ldr r0, [pc, #24] */ + + 0xe320f002, /* wfe */ + 0xe5904000, /* ldr r4, [r0] */ + 0xe1520004, /* cmp r2, r4 */ + 0x1afffffb, /* bne */ + 0xe591f000, /* ldr pc, [r1] */ + AST_SMP_MBOX_GOSIGN, + AST_SMP_MBOX_FIELD_ENTRY, + AST_SMP_MBOX_FIELD_GOSIGN, + }; + + rom_add_blob_fixed("aspeed.smpboot", poll_mailbox_ready, + sizeof(poll_mailbox_ready), + info->smp_loader_start); +} + +static void aspeed_reset_secondary(ARMCPU *cpu, + const struct arm_boot_info *info) +{ + AddressSpace *as =3D arm_boot_address_space(cpu, info); + CPUState *cs =3D CPU(cpu); + + /* info->smp_bootreg_addr */ + address_space_stl_notdirty(as, AST_SMP_MBOX_FIELD_GOSIGN, 0, + MEMTXATTRS_UNSPECIFIED, NULL); + cpu_set_pc(cs, info->smp_loader_start); +} + #define FIRMWARE_ADDR 0x0 =20 static void write_boot_rom(DriveInfo *dinfo, hwaddr addr, size_t rom_size, @@ -270,6 +322,19 @@ static void aspeed_machine_init(MachineState *machine) } } =20 + if (machine->kernel_filename && bmc->soc.num_cpus > 1) { + /* With no u-boot we must set up a boot stub for the secondary CPU= */ + MemoryRegion *smpboot =3D g_new(MemoryRegion, 1); + memory_region_init_ram(smpboot, OBJECT(bmc), "aspeed.smpboot", + 0x80, &error_abort); + memory_region_add_subregion(get_system_memory(), + AST_SMP_MAILBOX_BASE, smpboot); + + aspeed_board_binfo.write_secondary_boot =3D aspeed_write_smpboot; + aspeed_board_binfo.secondary_cpu_reset_hook =3D aspeed_reset_secon= dary; + aspeed_board_binfo.smp_loader_start =3D AST_SMP_MBOX_CODE; + } + aspeed_board_binfo.ram_size =3D ram_size; aspeed_board_binfo.loader_start =3D sc->memmap[ASPEED_SDRAM]; aspeed_board_binfo.nb_cpus =3D bmc->soc.num_cpus; --=20 2.25.1