From nobody Mon Feb 9 09:36:06 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1582909385; cv=none; d=zohomail.com; s=zohoarc; b=may6ftjrE5U0nA1otyLAIDfbDowFZDi+UKl8bOL6I/VetR9OFbwTH6xBNF2DIuywghZo6DFD8Hg0iscnCCA9oANWBrcKVaghYIayv8YSo/iftY4ZZ5fhea4LHWi1WOd1PYZ92AGzWVvQa1Bh2GWivVzmzvHKYMm+2Oi1oTM+CTE= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1582909385; h=Content-Transfer-Encoding:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=rSk9BgFu3T3dOv7f971GWlTWgS0ZJflIP01745EcQLM=; b=gj5brchqdgI/amTi23tVmW2XbycLM7r1UHt2mkutGNpHWJsBiZcvQVzxWvB4eJqCQyh4PRDohRiobK0J6dkZSeDT5r7Lq5KWvr60QBBiLgluNZ1TbQJ9rE6bT190PMDizuzV+dK7chiahYjSy5IqabcL6WZ1R+k/bZzBRAIgjOQ= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1582909385341895.4463281931044; Fri, 28 Feb 2020 09:03:05 -0800 (PST) Received: from localhost ([::1]:50884 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j7j2U-0006Y0-Rn for importer@patchew.org; Fri, 28 Feb 2020 12:03:02 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:56634) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j7ifO-0007w2-6f for qemu-devel@nongnu.org; Fri, 28 Feb 2020 11:39:12 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1j7ifM-0001zU-Av for qemu-devel@nongnu.org; Fri, 28 Feb 2020 11:39:10 -0500 Received: from mail-wm1-x32f.google.com ([2a00:1450:4864:20::32f]:36855) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1j7ifM-0001z3-44 for qemu-devel@nongnu.org; Fri, 28 Feb 2020 11:39:08 -0500 Received: by mail-wm1-x32f.google.com with SMTP id g83so1709463wme.1 for ; Fri, 28 Feb 2020 08:39:08 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id c9sm13335214wrq.44.2020.02.28.08.39.05 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Feb 2020 08:39:05 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=rSk9BgFu3T3dOv7f971GWlTWgS0ZJflIP01745EcQLM=; b=DbU6El3RfmnBD5ebh6tX5a9FYmmYqlfIwZ3FDcWT+sAe9hyIQTMGwi2tt7k0VGY38z ysDUzJZRX/D+vOehNcc7LXetXOeYRGuuq7tC5pvWZEPyT+aaAa0MdvN5Cla+LgdZTTuF iyOpbO6tIc8ngH728DS2938tJquNOxlg07U17Njczm03+dCxOPHGHeZqG9sfY6XHUubX MO1WqrFUQ+Sz4edCJKk9rlRMsCxOTPdTVfuzwMjqNKiuo6IC99xNWf2TCoC88SsqAgcg e1rAYCkavheQR8xBw/hPthVC/oJwcYanYVt8P5C1dYp1OtV90CobO2Z1k0R52kaCBADs 5sqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rSk9BgFu3T3dOv7f971GWlTWgS0ZJflIP01745EcQLM=; b=MhgqqRyCQ+nK4z3/sK1XHtMpmnp27UKvWe51Z/WEqRQGQpUotCz9sLzfSzb+aL9UES 3XvjzmaupwR7Q4bJw2BQxtUvx81h2vgdke0VgBzb6QVkrsIrP82Js83Nnv0+AHWYCKOX VUIKnwdtl4E5KhMrnoIDDbhmVQWz2cVQMeFqa8ab3jk21eCdraw0BBUzw4W9oimzgyQa +eRHa5CKNWBV6QcJRKJoQ01jjwACYCDat/8F/oJvYseob1eUqnSOoZexCuskytxCv1pR MyyLTne0fq6JckTF9/BLrkW8RijwsryKrxEA/+heiMeBr6jk3Y9IIWerwRwZPXyGFeq3 zovw== X-Gm-Message-State: APjAAAVe1E395wuRHFNMUrSKwt89w+/4zS5SSEIeNpux6DhZ+4Xh/rXV nscOwlx6lr3ii601Gdbt7Y7OVDo6GaChuA== X-Google-Smtp-Source: APXvYqy5JoqQJH+iwmx+mffxRXSHEryBrnR/Fwcwm+U/joCHmjzPAFnHjMcxetxolDHKQUjOBSbOXg== X-Received: by 2002:a7b:c5d9:: with SMTP id n25mr5948290wmk.65.1582907946398; Fri, 28 Feb 2020 08:39:06 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 20/33] target/arm: Add formats for some vfp 2 and 3-register insns Date: Fri, 28 Feb 2020 16:38:27 +0000 Message-Id: <20200228163840.23585-21-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200228163840.23585-1-peter.maydell@linaro.org> References: <20200228163840.23585-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::32f X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: pass (identity @linaro.org) Content-Type: text/plain; charset="utf-8" From: Richard Henderson Those vfp instructions without extra opcode fields can share a common @format for brevity. Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson Message-id: 20200224222232.13807-16-richard.henderson@linaro.org Signed-off-by: Peter Maydell --- target/arm/vfp.decode | 134 ++++++++++++++++-------------------------- 1 file changed, 52 insertions(+), 82 deletions(-) diff --git a/target/arm/vfp.decode b/target/arm/vfp.decode index 592fe9e1e42..4f294f88be5 100644 --- a/target/arm/vfp.decode +++ b/target/arm/vfp.decode @@ -46,6 +46,14 @@ =20 %vmov_imm 16:4 0:4 =20 +@vfp_dnm_s ................................ vm=3D%vm_sp vn=3D%vn_sp vd= =3D%vd_sp +@vfp_dnm_d ................................ vm=3D%vm_dp vn=3D%vn_dp vd= =3D%vd_dp + +@vfp_dm_ss ................................ vm=3D%vm_sp vd=3D%vd_sp +@vfp_dm_dd ................................ vm=3D%vm_dp vd=3D%vd_dp +@vfp_dm_ds ................................ vm=3D%vm_sp vd=3D%vd_dp +@vfp_dm_sd ................................ vm=3D%vm_dp vd=3D%vd_sp + # VMOV scalar to general-purpose register; note that this does # include some Neon cases. VMOV_to_gp ---- 1110 u:1 1. 1 .... rt:4 1011 ... 1 0000 \ @@ -66,20 +74,15 @@ VDUP ---- 1110 1 b:1 q:1 0 .... rt:4 1011 . 0 e= :1 1 0000 \ vn=3D%vn_dp =20 VMSR_VMRS ---- 1110 111 l:1 reg:4 rt:4 1010 0001 0000 -VMOV_single ---- 1110 000 l:1 .... rt:4 1010 . 001 0000 \ - vn=3D%vn_sp +VMOV_single ---- 1110 000 l:1 .... rt:4 1010 . 001 0000 vn=3D%vn_sp =20 -VMOV_64_sp ---- 1100 010 op:1 rt2:4 rt:4 1010 00.1 .... \ - vm=3D%vm_sp -VMOV_64_dp ---- 1100 010 op:1 rt2:4 rt:4 1011 00.1 .... \ - vm=3D%vm_dp +VMOV_64_sp ---- 1100 010 op:1 rt2:4 rt:4 1010 00.1 .... vm=3D%vm_sp +VMOV_64_dp ---- 1100 010 op:1 rt2:4 rt:4 1011 00.1 .... vm=3D%vm_dp =20 # Note that the half-precision variants of VLDR and VSTR are # not part of this decodetree at all because they have bits [9:8] =3D=3D 0= b01 -VLDR_VSTR_sp ---- 1101 u:1 .0 l:1 rn:4 .... 1010 imm:8 \ - vd=3D%vd_sp -VLDR_VSTR_dp ---- 1101 u:1 .0 l:1 rn:4 .... 1011 imm:8 \ - vd=3D%vd_dp +VLDR_VSTR_sp ---- 1101 u:1 .0 l:1 rn:4 .... 1010 imm:8 vd=3D%vd_sp +VLDR_VSTR_dp ---- 1101 u:1 .0 l:1 rn:4 .... 1011 imm:8 vd=3D%vd_dp =20 # We split the load/store multiple up into two patterns to avoid # overlap with other insns in the "Advanced SIMD load/store and 64-bit mov= e" @@ -100,50 +103,32 @@ VLDM_VSTM_dp ---- 1101 0.1 l:1 rn:4 .... 1011 imm:8 \ vd=3D%vd_dp p=3D1 u=3D0 w=3D1 =20 # 3-register VFP data-processing; bits [23,21:20,6] identify the operation. -VMLA_sp ---- 1110 0.00 .... .... 1010 .0.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VMLA_dp ---- 1110 0.00 .... .... 1011 .0.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VMLA_sp ---- 1110 0.00 .... .... 1010 .0.0 .... @vfp_dnm_s +VMLA_dp ---- 1110 0.00 .... .... 1011 .0.0 .... @vfp_dnm_d =20 -VMLS_sp ---- 1110 0.00 .... .... 1010 .1.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VMLS_dp ---- 1110 0.00 .... .... 1011 .1.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VMLS_sp ---- 1110 0.00 .... .... 1010 .1.0 .... @vfp_dnm_s +VMLS_dp ---- 1110 0.00 .... .... 1011 .1.0 .... @vfp_dnm_d =20 -VNMLS_sp ---- 1110 0.01 .... .... 1010 .0.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VNMLS_dp ---- 1110 0.01 .... .... 1011 .0.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VNMLS_sp ---- 1110 0.01 .... .... 1010 .0.0 .... @vfp_dnm_s +VNMLS_dp ---- 1110 0.01 .... .... 1011 .0.0 .... @vfp_dnm_d =20 -VNMLA_sp ---- 1110 0.01 .... .... 1010 .1.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VNMLA_dp ---- 1110 0.01 .... .... 1011 .1.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VNMLA_sp ---- 1110 0.01 .... .... 1010 .1.0 .... @vfp_dnm_s +VNMLA_dp ---- 1110 0.01 .... .... 1011 .1.0 .... @vfp_dnm_d =20 -VMUL_sp ---- 1110 0.10 .... .... 1010 .0.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VMUL_dp ---- 1110 0.10 .... .... 1011 .0.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VMUL_sp ---- 1110 0.10 .... .... 1010 .0.0 .... @vfp_dnm_s +VMUL_dp ---- 1110 0.10 .... .... 1011 .0.0 .... @vfp_dnm_d =20 -VNMUL_sp ---- 1110 0.10 .... .... 1010 .1.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VNMUL_dp ---- 1110 0.10 .... .... 1011 .1.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VNMUL_sp ---- 1110 0.10 .... .... 1010 .1.0 .... @vfp_dnm_s +VNMUL_dp ---- 1110 0.10 .... .... 1011 .1.0 .... @vfp_dnm_d =20 -VADD_sp ---- 1110 0.11 .... .... 1010 .0.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VADD_dp ---- 1110 0.11 .... .... 1011 .0.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VADD_sp ---- 1110 0.11 .... .... 1010 .0.0 .... @vfp_dnm_s +VADD_dp ---- 1110 0.11 .... .... 1011 .0.0 .... @vfp_dnm_d =20 -VSUB_sp ---- 1110 0.11 .... .... 1010 .1.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VSUB_dp ---- 1110 0.11 .... .... 1011 .1.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VSUB_sp ---- 1110 0.11 .... .... 1010 .1.0 .... @vfp_dnm_s +VSUB_dp ---- 1110 0.11 .... .... 1011 .1.0 .... @vfp_dnm_d =20 -VDIV_sp ---- 1110 1.00 .... .... 1010 .0.0 .... \ - vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp -VDIV_dp ---- 1110 1.00 .... .... 1011 .0.0 .... \ - vm=3D%vm_dp vn=3D%vn_dp vd=3D%vd_dp +VDIV_sp ---- 1110 1.00 .... .... 1010 .0.0 .... @vfp_dnm_s +VDIV_dp ---- 1110 1.00 .... .... 1011 .0.0 .... @vfp_dnm_d =20 VFM_sp ---- 1110 1.01 .... .... 1010 . o2:1 . 0 .... \ vm=3D%vm_sp vn=3D%vn_sp vd=3D%vd_sp o1=3D1 @@ -159,25 +144,17 @@ VMOV_imm_sp ---- 1110 1.11 .... .... 1010 0000 .... \ VMOV_imm_dp ---- 1110 1.11 .... .... 1011 0000 .... \ vd=3D%vd_dp imm=3D%vmov_imm =20 -VMOV_reg_sp ---- 1110 1.11 0000 .... 1010 01.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VMOV_reg_dp ---- 1110 1.11 0000 .... 1011 01.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VMOV_reg_sp ---- 1110 1.11 0000 .... 1010 01.0 .... @vfp_dm_ss +VMOV_reg_dp ---- 1110 1.11 0000 .... 1011 01.0 .... @vfp_dm_dd =20 -VABS_sp ---- 1110 1.11 0000 .... 1010 11.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VABS_dp ---- 1110 1.11 0000 .... 1011 11.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VABS_sp ---- 1110 1.11 0000 .... 1010 11.0 .... @vfp_dm_ss +VABS_dp ---- 1110 1.11 0000 .... 1011 11.0 .... @vfp_dm_dd =20 -VNEG_sp ---- 1110 1.11 0001 .... 1010 01.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VNEG_dp ---- 1110 1.11 0001 .... 1011 01.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VNEG_sp ---- 1110 1.11 0001 .... 1010 01.0 .... @vfp_dm_ss +VNEG_dp ---- 1110 1.11 0001 .... 1011 01.0 .... @vfp_dm_dd =20 -VSQRT_sp ---- 1110 1.11 0001 .... 1010 11.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VSQRT_dp ---- 1110 1.11 0001 .... 1011 11.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VSQRT_sp ---- 1110 1.11 0001 .... 1010 11.0 .... @vfp_dm_ss +VSQRT_dp ---- 1110 1.11 0001 .... 1011 11.0 .... @vfp_dm_dd =20 VCMP_sp ---- 1110 1.11 010 z:1 .... 1010 e:1 1.0 .... \ vd=3D%vd_sp vm=3D%vm_sp @@ -190,32 +167,26 @@ VCVT_f32_f16 ---- 1110 1.11 0010 .... 1010 t:1 1.0 ..= .. \ VCVT_f64_f16 ---- 1110 1.11 0010 .... 1011 t:1 1.0 .... \ vd=3D%vd_dp vm=3D%vm_sp =20 -# VCVTB and VCVTT to f16: Vd format is always vd_sp; Vm format depends on = size bit +# VCVTB and VCVTT to f16: Vd format is always vd_sp; +# Vm format depends on size bit VCVT_f16_f32 ---- 1110 1.11 0011 .... 1010 t:1 1.0 .... \ vd=3D%vd_sp vm=3D%vm_sp VCVT_f16_f64 ---- 1110 1.11 0011 .... 1011 t:1 1.0 .... \ vd=3D%vd_sp vm=3D%vm_dp =20 -VRINTR_sp ---- 1110 1.11 0110 .... 1010 01.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VRINTR_dp ---- 1110 1.11 0110 .... 1011 01.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VRINTR_sp ---- 1110 1.11 0110 .... 1010 01.0 .... @vfp_dm_ss +VRINTR_dp ---- 1110 1.11 0110 .... 1011 01.0 .... @vfp_dm_dd =20 -VRINTZ_sp ---- 1110 1.11 0110 .... 1010 11.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VRINTZ_dp ---- 1110 1.11 0110 .... 1011 11.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VRINTZ_sp ---- 1110 1.11 0110 .... 1010 11.0 .... @vfp_dm_ss +VRINTZ_dp ---- 1110 1.11 0110 .... 1011 11.0 .... @vfp_dm_dd =20 -VRINTX_sp ---- 1110 1.11 0111 .... 1010 01.0 .... \ - vd=3D%vd_sp vm=3D%vm_sp -VRINTX_dp ---- 1110 1.11 0111 .... 1011 01.0 .... \ - vd=3D%vd_dp vm=3D%vm_dp +VRINTX_sp ---- 1110 1.11 0111 .... 1010 01.0 .... @vfp_dm_ss +VRINTX_dp ---- 1110 1.11 0111 .... 1011 01.0 .... @vfp_dm_dd =20 -# VCVT between single and double: Vm precision depends on size; Vd is its = reverse -VCVT_sp ---- 1110 1.11 0111 .... 1010 11.0 .... \ - vd=3D%vd_dp vm=3D%vm_sp -VCVT_dp ---- 1110 1.11 0111 .... 1011 11.0 .... \ - vd=3D%vd_sp vm=3D%vm_dp +# VCVT between single and double: +# Vm precision depends on size; Vd is its reverse +VCVT_sp ---- 1110 1.11 0111 .... 1010 11.0 .... @vfp_dm_ds +VCVT_dp ---- 1110 1.11 0111 .... 1011 11.0 .... @vfp_dm_sd =20 # VCVT from integer to floating point: Vm always single; Vd depends on size VCVT_int_sp ---- 1110 1.11 1000 .... 1010 s:1 1.0 .... \ @@ -224,8 +195,7 @@ VCVT_int_dp ---- 1110 1.11 1000 .... 1011 s:1 1.0 ....= \ vd=3D%vd_dp vm=3D%vm_sp =20 # VJCVT is always dp to sp -VJCVT ---- 1110 1.11 1001 .... 1011 11.0 .... \ - vd=3D%vd_sp vm=3D%vm_dp +VJCVT ---- 1110 1.11 1001 .... 1011 11.0 .... @vfp_dm_sd =20 # VCVT between floating-point and fixed-point. The immediate value # is in the same format as a Vm single-precision register number. --=20 2.20.1