From nobody Thu Nov 13 22:12:00 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1582904393; cv=none; d=zohomail.com; s=zohoarc; b=ENDjQzQghW8yodxeUwSkgis7brnNJEHg48RrnoaL+hb1RHBxs+kKHVdDzldFOApPiD+dT0B2Ra5k8dN92EWCdpY3naaX8+JQK1wCabqy5a+rO37ALBBEuBE+jVJ0YOEeTLQyPie1mdKmXz24Ex4kSTpHcM4oiePeifCVvH2MO8w= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1582904393; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=yqYDssPn5KHk5R9zKQzNkrH8a9odf5K71DXtjEYBdRQ=; b=iYvtjyRnBmp5hWIJw2RRarc6wsjLnvF89GLsI3E/4/4YUk948DMwU8Q7TydkpCfvY4durtAbTAD3jwqGGq5hYr2DWkfEdbWw0ikp/AYJK6FaP6GzvQsfNGb83fJQBtkTd/pXElC7rCncsfPt5SLUOQDflz6hIkwv/eMKoB2wElM= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1582904393882349.28948807831046; Fri, 28 Feb 2020 07:39:53 -0800 (PST) Received: from localhost ([::1]:48724 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j7hk0-00068f-Jb for importer@patchew.org; Fri, 28 Feb 2020 10:39:52 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]:46706) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1j7hgm-0000SF-Pk for qemu-devel@nongnu.org; Fri, 28 Feb 2020 10:36:35 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1j7hgk-0004kI-2e for qemu-devel@nongnu.org; Fri, 28 Feb 2020 10:36:32 -0500 Received: from mail-wr1-x435.google.com ([2a00:1450:4864:20::435]:46213) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1j7hgj-0004jh-PP for qemu-devel@nongnu.org; Fri, 28 Feb 2020 10:36:30 -0500 Received: by mail-wr1-x435.google.com with SMTP id j7so3359657wrp.13 for ; Fri, 28 Feb 2020 07:36:29 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id u23sm2659452wmu.14.2020.02.28.07.36.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 28 Feb 2020 07:36:27 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=yqYDssPn5KHk5R9zKQzNkrH8a9odf5K71DXtjEYBdRQ=; b=GGG08tYUnc0g45HWew54qVjc7xqdkXcuqmOxapb2I4FjnhIGvif0uurUomckRiIk9B LN6HMeo2dIUiJqGixXPVsJmXUPX8u20CEYQOLYKPPBYcCt/m8WyRVhxI5zvlND57s6pE usKwRRm7oQgnDz987Boa/PW47vCRBYZ5JmIoxlLIvsZJSkzNmfcEO9N9ZkhThVlNvDMY Q5Bj0eIVQuK3ch43hxk1kjx8QmryPNkA+nYcDpfUwPqsfI42hxt5AUVZQ0ErpHZYfAVN +0gfFmE+7AEiDCsE26Du2i/JZKwrwz/ojeCIrMrY1kpgSONej08/4qqpylj8O3HOAt5G PCdQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yqYDssPn5KHk5R9zKQzNkrH8a9odf5K71DXtjEYBdRQ=; b=IDQmYIZO/A+81ZtvGzY/X0YYPvsScp5ibnzv9UDk48jzrluSPXI+ok3lWZwNLAovs0 rJhD7Md9awXeoPZt0rfqc95O2ZAfAEOCvjtvYILo9iBbV2KcmbDZQom3cE5vJj9ZVhVU JDyWp/a8KlRvRoe78mflfZvF5lWDenBS0yb9fqO9DKa/sFiPP8tXG4+lsigQ1AIuCjIp DSI7VEuZtyht/riClcq46hifKyT1FE8w0oL/Y7a7rGwBzEZ6UbGQzGcBn7Wsw9Dox6D7 Koqn/0eVITqBJCMVQLHFwnRAGa0PfSzGylfEBz0/7da42MxTBWZmsiV1IcAUMsfPnRYO riVg== X-Gm-Message-State: APjAAAWGAsqiomAVLqo1LQL9+gv/hg84kvhJi/ap8ruOSa67RRmhpp6h BhUk7bLa/ag2BnihzbMCR1o2BLRy4itfZQ== X-Google-Smtp-Source: APXvYqxPQh4Mkl8jlc+9I4sZb4/ZlpJw1UGFoUmwQ2nk/iPl1dHgTyCCoZdEZLyAirRJtoDUMTI6Fw== X-Received: by 2002:a5d:5007:: with SMTP id e7mr5421752wrt.228.1582904187754; Fri, 28 Feb 2020 07:36:27 -0800 (PST) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PATCH v3 04/33] qemu-doc: split CPU models doc between MIPS and x86 parts Date: Fri, 28 Feb 2020 15:35:50 +0000 Message-Id: <20200228153619.9906-5-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200228153619.9906-1-peter.maydell@linaro.org> References: <20200228153619.9906-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::435 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Paolo Bonzini , Kashyap Chamarthy Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: pass (identity @linaro.org) Content-Type: text/plain; charset="utf-8" From: Paolo Bonzini The MIPS CPU models end up in the middle of the PC documentation. Move them to a separate file so that they can be placed in the right section. The man page still includes both x86 and MIPS content. Signed-off-by: Paolo Bonzini Message-id: 20200226113034.6741-5-pbonzini@redhat.com Reviewed-by: Peter Maydell Signed-off-by: Peter Maydell Reviewed-by: Alex Benn=C3=A9e --- Makefile | 11 +- MAINTAINERS | 3 +- docs/system/cpu-models-mips.texi | 157 +++++++++++++ .../cpu-models-x86.texi} | 221 ++---------------- docs/system/qemu-cpu-models.texi | 28 +++ qemu-doc.texi | 12 +- 6 files changed, 213 insertions(+), 219 deletions(-) create mode 100644 docs/system/cpu-models-mips.texi rename docs/{qemu-cpu-models.texi =3D> system/cpu-models-x86.texi} (71%) create mode 100644 docs/system/qemu-cpu-models.texi diff --git a/Makefile b/Makefile index faa0ffa05b0..f75a7b51938 100644 --- a/Makefile +++ b/Makefile @@ -354,7 +354,7 @@ endif DOCS+=3D$(MANUAL_BUILDDIR)/system/qemu-block-drivers.7 DOCS+=3Ddocs/interop/qemu-qmp-ref.html docs/interop/qemu-qmp-ref.txt docs/= interop/qemu-qmp-ref.7 DOCS+=3Ddocs/interop/qemu-ga-ref.html docs/interop/qemu-ga-ref.txt docs/in= terop/qemu-ga-ref.7 -DOCS+=3Ddocs/qemu-cpu-models.7 +DOCS+=3Ddocs/system/qemu-cpu-models.7 DOCS+=3D$(MANUAL_BUILDDIR)/index.html ifdef CONFIG_VIRTFS DOCS+=3D$(MANUAL_BUILDDIR)/tools/virtfs-proxy-helper.1 @@ -780,7 +780,7 @@ distclean: clean rm -f docs/interop/qemu-qmp-ref.txt docs/interop/qemu-ga-ref.txt rm -f docs/interop/qemu-qmp-ref.pdf docs/interop/qemu-ga-ref.pdf rm -f docs/interop/qemu-qmp-ref.html docs/interop/qemu-ga-ref.html - rm -f docs/qemu-cpu-models.7 + rm -f docs/system/qemu-cpu-models.7 rm -rf .doctrees $(call clean-manual,devel) $(call clean-manual,interop) @@ -861,7 +861,7 @@ ifdef CONFIG_POSIX $(INSTALL_DIR) "$(DESTDIR)$(mandir)/man7" $(INSTALL_DATA) docs/interop/qemu-qmp-ref.7 "$(DESTDIR)$(mandir)/man7" $(INSTALL_DATA) $(MANUAL_BUILDDIR)/system/qemu-block-drivers.7 "$(DESTDIR= )$(mandir)/man7" - $(INSTALL_DATA) docs/qemu-cpu-models.7 "$(DESTDIR)$(mandir)/man7" + $(INSTALL_DATA) docs/system/qemu-cpu-models.7 "$(DESTDIR)$(mandir)/man7" ifeq ($(CONFIG_TOOLS),y) $(INSTALL_DATA) $(MANUAL_BUILDDIR)/tools/qemu-img.1 "$(DESTDIR)$(mandir)/= man1" $(INSTALL_DIR) "$(DESTDIR)$(mandir)/man8" @@ -1111,7 +1111,7 @@ docs/interop/qemu-ga-qapi.texi: qga/qapi-generated/qg= a-qapi-doc.texi =20 qemu.1: qemu-doc.texi qemu-options.texi qemu-monitor.texi qemu-monitor-inf= o.texi qemu.1: qemu-option-trace.texi -docs/qemu-cpu-models.7: docs/qemu-cpu-models.texi +docs/system/qemu-cpu-models.7: docs/system/qemu-cpu-models.texi docs/syste= m/cpu-models-x86.texi docs/system/cpu-models-mips.texi =20 html: qemu-doc.html docs/interop/qemu-qmp-ref.html docs/interop/qemu-ga-re= f.html sphinxdocs info: qemu-doc.info docs/interop/qemu-qmp-ref.info docs/interop/qemu-ga-re= f.info @@ -1123,7 +1123,8 @@ qemu-doc.html qemu-doc.info qemu-doc.pdf qemu-doc.txt= : \ qemu-tech.texi qemu-option-trace.texi \ qemu-deprecated.texi qemu-monitor.texi \ qemu-monitor-info.texi \ - docs/qemu-cpu-models.texi docs/security.texi + docs/system/cpu-models-x86.texi docs/system/cpu-models-mips.texi \ + docs/security.texi =20 docs/interop/qemu-ga-ref.dvi docs/interop/qemu-ga-ref.html \ docs/interop/qemu-ga-ref.info docs/interop/qemu-ga-ref.pdf \ diff --git a/MAINTAINERS b/MAINTAINERS index b66c46dcb9f..8c6d8f533ce 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -215,6 +215,7 @@ S: Maintained F: target/mips/ F: default-configs/*mips* F: disas/*mips* +F: docs/system/cpu-models-mips.texi F: hw/intc/mips_gic.c F: hw/mips/ F: hw/misc/mips_* @@ -319,7 +320,7 @@ F: tests/tcg/i386/ F: tests/tcg/x86_64/ F: hw/i386/ F: disas/i386.c -F: docs/qemu-cpu-models.texi +F: docs/system/cpu-models-x86.texi T: git https://github.com/ehabkost/qemu.git x86-next =20 Xtensa TCG CPUs diff --git a/docs/system/cpu-models-mips.texi b/docs/system/cpu-models-mips= .texi new file mode 100644 index 00000000000..6a0370cb693 --- /dev/null +++ b/docs/system/cpu-models-mips.texi @@ -0,0 +1,157 @@ +@node recommendations_cpu_models_MIPS +@section Supported CPU model configurations on MIPS hosts + +QEMU supports variety of MIPS CPU models: + +@menu +* cpu_models_MIPS32:: Supported CPU models for MIPS32 hosts +* cpu_models_MIPS64:: Supported CPU models for MIPS64 hosts +* cpu_models_nanoMIPS:: Supported CPU models for nanoMIPS hosts +* preferred_cpu_models_MIPS:: Preferred CPU models for MIPS hosts +@end menu + +@node cpu_models_MIPS32 +@subsection Supported CPU models for MIPS32 hosts + +The following CPU models are supported for use on MIPS32 hosts. Administra= tors / +applications are recommended to use the CPU model that matches the generat= ion +of the host CPUs in use. In a deployment with a mixture of host CPU models +between machines, if live migration compatibility is required, use the new= est +CPU model that is compatible across all desired hosts. + +@table @option +@item @code{mips32r6-generic} + +MIPS32 Processor (Release 6, 2015) + + +@item @code{P5600} + +MIPS32 Processor (P5600, 2014) + + +@item @code{M14K} +@item @code{M14Kc} + +MIPS32 Processor (M14K, 2009) + + +@item @code{74Kf} + +MIPS32 Processor (74K, 2007) + + +@item @code{34Kf} + +MIPS32 Processor (34K, 2006) + + +@item @code{24Kc} +@item @code{24KEc} +@item @code{24Kf} + +MIPS32 Processor (24K, 2003) + + +@item @code{4Kc} +@item @code{4Km} +@item @code{4KEcR1} +@item @code{4KEmR1} +@item @code{4KEc} +@item @code{4KEm} + +MIPS32 Processor (4K, 1999) +@end table + +@node cpu_models_MIPS64 +@subsection Supported CPU models for MIPS64 hosts + +The following CPU models are supported for use on MIPS64 hosts. Administra= tors / +applications are recommended to use the CPU model that matches the generat= ion +of the host CPUs in use. In a deployment with a mixture of host CPU models +between machines, if live migration compatibility is required, use the new= est +CPU model that is compatible across all desired hosts. + +@table @option +@item @code{I6400} + +MIPS64 Processor (Release 6, 2014) + + +@item @code{Loongson-2F} + +MIPS64 Processor (Loongson 2, 2008) + + +@item @code{Loongson-2E} + +MIPS64 Processor (Loongson 2, 2006) + + +@item @code{mips64dspr2} + +MIPS64 Processor (Release 2, 2006) + + +@item @code{MIPS64R2-generic} +@item @code{5KEc} +@item @code{5KEf} + +MIPS64 Processor (Release 2, 2002) + + +@item @code{20Kc} + +MIPS64 Processor (20K, 2000) + + +@item @code{5Kc} +@item @code{5Kf} + +MIPS64 Processor (5K, 1999) + + +@item @code{VR5432} + +MIPS64 Processor (VR, 1998) + + +@item @code{R4000} + +MIPS64 Processor (MIPS III, 1991) +@end table + +@node cpu_models_nanoMIPS +@subsection Supported CPU models for nanoMIPS hosts + +The following CPU models are supported for use on nanoMIPS hosts. Administ= rators / +applications are recommended to use the CPU model that matches the generat= ion +of the host CPUs in use. In a deployment with a mixture of host CPU models +between machines, if live migration compatibility is required, use the new= est +CPU model that is compatible across all desired hosts. + +@table @option +@item @code{I7200} + +MIPS I7200 (nanoMIPS, 2018) + +@end table + +@node preferred_cpu_models_MIPS +@subsection Preferred CPU models for MIPS hosts + +The following CPU models are preferred for use on different MIPS hosts: + +@table @option +@item @code{MIPS III} +R4000 + +@item @code{MIPS32R2} +34Kf + +@item @code{MIPS64R6} +I6400 + +@item @code{nanoMIPS} +I7200 +@end table diff --git a/docs/qemu-cpu-models.texi b/docs/system/cpu-models-x86.texi similarity index 71% rename from docs/qemu-cpu-models.texi rename to docs/system/cpu-models-x86.texi index f88a1def0d0..0cd64b0522e 100644 --- a/docs/qemu-cpu-models.texi +++ b/docs/system/cpu-models-x86.texi @@ -1,16 +1,5 @@ -@c man begin SYNOPSIS -QEMU / KVM CPU model configuration -@c man end - -@set qemu_system_x86 qemu-system-x86_64 - -@c man begin DESCRIPTION - -@menu -* recommendations_cpu_models_x86:: Recommendations for KVM CPU model conf= iguration on x86 hosts -* recommendations_cpu_models_MIPS:: Supported CPU model configurations on = MIPS hosts -* cpu_model_syntax_apps:: Syntax for configuring CPU models -@end menu +@node cpu_models_x86 +@section Recommendations for KVM CPU model configuration on x86 hosts =20 QEMU / KVM virtualization supports two ways to configure CPU models =20 @@ -45,9 +34,6 @@ stepping, etc will precisely match the host CPU, as they = would with "Host passthrough", but gives much of the benefit of passthrough, while making live migration safe. =20 -@node recommendations_cpu_models_x86 -@subsection Recommendations for KVM CPU model configuration on x86 hosts - The information that follows provides recommendations for configuring CPU models on x86 hosts. The goals are to maximise performance, while protecting guest OS against various CPU hardware flaws, and optionally @@ -60,10 +46,11 @@ enabling live migration between hosts with heterogeneou= s CPU models. * important_cpu_features_amd_x86:: Important CPU features for AMD x8= 6 hosts * default_cpu_models_x86:: Default x86 CPU models * other_non_recommended_cpu_models_x86:: Other non-recommended x86 CPUs +* cpu_model_syntax_apps:: Syntax for configuring CPU models @end menu =20 @node preferred_cpu_models_intel_x86 -@subsubsection Preferred CPU models for Intel x86 hosts +@subsection Preferred CPU models for Intel x86 hosts =20 The following CPU models are preferred for use on Intel hosts. Administrat= ors / applications are recommended to use the CPU model that matches the generat= ion @@ -136,7 +123,7 @@ Intel Celeron_4x0 (Conroe/Merom Class Core 2, 2006) @end table =20 @node important_cpu_features_intel_x86 -@subsubsection Important CPU features for Intel x86 hosts +@subsection Important CPU features for Intel x86 hosts =20 The following are important CPU features that should be used on Intel x86 hosts, when available in the host CPU. Some of them require explicit @@ -218,7 +205,7 @@ can be used for guest CPUs. =20 =20 @node preferred_cpu_models_amd_x86 -@subsubsection Preferred CPU models for AMD x86 hosts +@subsection Preferred CPU models for AMD x86 hosts =20 The following CPU models are preferred for use on Intel hosts. Administrat= ors / applications are recommended to use the CPU model that matches the generat= ion @@ -260,7 +247,7 @@ AMD Opteron 240 (Gen 1 Class Opteron, 2004) @end table =20 @node important_cpu_features_amd_x86 -@subsubsection Important CPU features for AMD x86 hosts +@subsection Important CPU features for AMD x86 hosts =20 The following are important CPU features that should be used on AMD x86 hosts, when available in the host CPU. Some of them require explicit @@ -349,7 +336,7 @@ Note that not all CPU hardware will support this featur= e. =20 =20 @node default_cpu_models_x86 -@subsubsection Default x86 CPU models +@subsection Default x86 CPU models =20 The default QEMU CPU models are designed such that they can run on all hos= ts. If an application does not wish to do perform any host compatibility checks @@ -372,7 +359,7 @@ qemu64 is used for x86_64 guests and qemu32 is used for= i686 guests, when no =20 =20 @node other_non_recommended_cpu_models_x86 -@subsubsection Other non-recommended x86 CPUs +@subsection Other non-recommended x86 CPUs =20 The following CPUs models are compatible with most AMD and Intel x86 hosts= , but their usage is discouraged, as they expose a very limited featureset, which @@ -403,177 +390,13 @@ hardware assisted virtualization, that should thus n= ot be required for running virtual machines. @end table =20 -@node recommendations_cpu_models_MIPS -@subsection Supported CPU model configurations on MIPS hosts - -QEMU supports variety of MIPS CPU models: - -@menu -* cpu_models_MIPS32:: Supported CPU models for MIPS32 hosts -* cpu_models_MIPS64:: Supported CPU models for MIPS64 hosts -* cpu_models_nanoMIPS:: Supported CPU models for nanoMIPS hosts -* preferred_cpu_models_MIPS:: Preferred CPU models for MIPS hosts -@end menu - -@node cpu_models_MIPS32 -@subsubsection Supported CPU models for MIPS32 hosts - -The following CPU models are supported for use on MIPS32 hosts. Administra= tors / -applications are recommended to use the CPU model that matches the generat= ion -of the host CPUs in use. In a deployment with a mixture of host CPU models -between machines, if live migration compatibility is required, use the new= est -CPU model that is compatible across all desired hosts. - -@table @option -@item @code{mips32r6-generic} - -MIPS32 Processor (Release 6, 2015) - - -@item @code{P5600} - -MIPS32 Processor (P5600, 2014) - - -@item @code{M14K} -@item @code{M14Kc} - -MIPS32 Processor (M14K, 2009) - - -@item @code{74Kf} - -MIPS32 Processor (74K, 2007) - - -@item @code{34Kf} - -MIPS32 Processor (34K, 2006) - - -@item @code{24Kc} -@item @code{24KEc} -@item @code{24Kf} - -MIPS32 Processor (24K, 2003) - - -@item @code{4Kc} -@item @code{4Km} -@item @code{4KEcR1} -@item @code{4KEmR1} -@item @code{4KEc} -@item @code{4KEm} - -MIPS32 Processor (4K, 1999) -@end table - -@node cpu_models_MIPS64 -@subsubsection Supported CPU models for MIPS64 hosts - -The following CPU models are supported for use on MIPS64 hosts. Administra= tors / -applications are recommended to use the CPU model that matches the generat= ion -of the host CPUs in use. In a deployment with a mixture of host CPU models -between machines, if live migration compatibility is required, use the new= est -CPU model that is compatible across all desired hosts. - -@table @option -@item @code{I6400} - -MIPS64 Processor (Release 6, 2014) - - -@item @code{Loongson-2F} - -MIPS64 Processor (Loongson 2, 2008) - - -@item @code{Loongson-2E} - -MIPS64 Processor (Loongson 2, 2006) - - -@item @code{mips64dspr2} - -MIPS64 Processor (Release 2, 2006) - - -@item @code{MIPS64R2-generic} -@item @code{5KEc} -@item @code{5KEf} - -MIPS64 Processor (Release 2, 2002) - - -@item @code{20Kc} - -MIPS64 Processor (20K, 2000) - - -@item @code{5Kc} -@item @code{5Kf} - -MIPS64 Processor (5K, 1999) - - -@item @code{VR5432} - -MIPS64 Processor (VR, 1998) - - -@item @code{R4000} - -MIPS64 Processor (MIPS III, 1991) -@end table - -@node cpu_models_nanoMIPS -@subsubsection Supported CPU models for nanoMIPS hosts - -The following CPU models are supported for use on nanoMIPS hosts. Administ= rators / -applications are recommended to use the CPU model that matches the generat= ion -of the host CPUs in use. In a deployment with a mixture of host CPU models -between machines, if live migration compatibility is required, use the new= est -CPU model that is compatible across all desired hosts. - -@table @option -@item @code{I7200} - -MIPS I7200 (nanoMIPS, 2018) - -@end table - -@node preferred_cpu_models_MIPS -@subsubsection Preferred CPU models for MIPS hosts - -The following CPU models are preferred for use on different MIPS hosts: - -@table @option -@item @code{MIPS III} -R4000 - -@item @code{MIPS32R2} -34Kf - -@item @code{MIPS64R6} -I6400 - -@item @code{nanoMIPS} -I7200 -@end table - @node cpu_model_syntax_apps @subsection Syntax for configuring CPU models =20 The example below illustrate the approach to configuring the various -CPU models / features in QEMU and libvirt +CPU models / features in QEMU and libvirt. =20 -@menu -* cpu_model_syntax_qemu:: QEMU command line -* cpu_model_syntax_libvirt:: Libvirt guest XML -@end menu - -@node cpu_model_syntax_qemu -@subsubsection QEMU command line +QEMU command line: =20 @table @option =20 @@ -603,8 +426,8 @@ With feature customization: =20 @end table =20 -@node cpu_model_syntax_libvirt -@subsubsection Libvirt guest XML + +Libvirt guest XML: =20 @table @option =20 @@ -657,21 +480,3 @@ With feature customization: @end example =20 @end table - -@c man end - -@ignore - -@setfilename qemu-cpu-models -@settitle QEMU / KVM CPU model configuration - -@c man begin SEEALSO -The HTML documentation of QEMU for more precise information and Linux -user mode emulator invocation. -@c man end - -@c man begin AUTHOR -Daniel P. Berrange -@c man end - -@end ignore diff --git a/docs/system/qemu-cpu-models.texi b/docs/system/qemu-cpu-models= .texi new file mode 100644 index 00000000000..f399daf9448 --- /dev/null +++ b/docs/system/qemu-cpu-models.texi @@ -0,0 +1,28 @@ +@c man begin SYNOPSIS +QEMU / KVM CPU model configuration +@c man end + +@set qemu_system_x86 qemu-system-x86_64 + +@c man begin DESCRIPTION + +@include cpu-models-x86.texi +@include cpu-models-mips.texi + +@c man end + +@ignore + +@setfilename qemu-cpu-models +@settitle QEMU / KVM CPU model configuration + +@c man begin SEEALSO +The HTML documentation of QEMU for more precise information and Linux +user mode emulator invocation. +@c man end + +@c man begin AUTHOR +Daniel P. Berrange +@c man end + +@end ignore diff --git a/qemu-doc.texi b/qemu-doc.texi index e555dea4ef6..617a701b678 100644 --- a/qemu-doc.texi +++ b/qemu-doc.texi @@ -139,7 +139,7 @@ accelerator is required to use more than one host CPU f= or emulation. * pcsys_keys:: Keys in the graphical frontends * mux_keys:: Keys in the character backend multiplexer * pcsys_monitor:: QEMU Monitor -* cpu_models:: CPU models +* cpu_models_x86:: Supported CPU model configurations on x86 hosts * disk_images:: Disk Images * pcsys_network:: Network emulation * pcsys_other_devs:: Other Devices @@ -614,10 +614,7 @@ The monitor understands integers expressions for every= integer argument. You can use register names to get the value of specifics CPU registers by prefixing them with @emph{$}. =20 -@node cpu_models -@section CPU models - -@include docs/qemu-cpu-models.texi +@include docs/system/cpu-models-x86.texi =20 @node disk_images @section Disk Images @@ -1864,6 +1861,7 @@ Set the emulated machine type. The default is sun4u. @cindex system emulation (MIPS) =20 @menu +* recommendations_cpu_models_MIPS:: Supported CPU model configurations on = MIPS hosts * nanoMIPS System emulator :: @end menu =20 @@ -1980,6 +1978,10 @@ PC style serial port MIPSnet network emulation @end itemize =20 +@lowersections +@include docs/system/cpu-models-mips.texi +@raisesections + @node nanoMIPS System emulator @subsection nanoMIPS System emulator @cindex system emulation (nanoMIPS) --=20 2.20.1