From nobody Mon Feb 9 10:27:55 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1565014604; cv=none; d=zoho.com; s=zohoarc; b=X1WFdu8fzp2r+qT8Yz9Eov9LjE6W1NgNlxhgnH/pk/1Q5AWvmN8W3PY0kTuzPC7s2xKRcRqe9TNlKiXFZBGvDhXe5oTwxG8CnaS5gg6KU4vMqx0UD+z2UEgHCR7ElXt5deofZXqhrM03x5HDo8UCs/AeGFgGEHoprKzfdvcP9b0= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1565014604; h=Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:Message-ID:References:Sender:Subject:To:ARC-Authentication-Results; bh=LMDhWoclZ0On+7rl4/ZUIJtPMOTKUmQZ9lgwOiMn53I=; b=nJpW3dV4gTViuag7TVDeA/6aKDz2pE7c6VX1X6mlOTqlZPz8J05NUC0hfFGvwOk/fsO8e+2W28j193nAO46ktq8GbUgbyQ+f05S64FPZZ5dkqGK5NbSzEqjrApzwGnZvLwYVqxj5Qxrn7P0YaNLuntI3fhnBltCOrER7qFP5yf8= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1565014604508855.6372232582327; Mon, 5 Aug 2019 07:16:44 -0700 (PDT) Received: from localhost ([::1]:54306 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1hudn1-0000Sa-Ef for importer@patchew.org; Mon, 05 Aug 2019 10:16:43 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:35151) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1hudkw-0003uY-4a for qemu-devel@nongnu.org; Mon, 05 Aug 2019 10:14:35 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hudku-0006pt-KW for qemu-devel@nongnu.org; Mon, 05 Aug 2019 10:14:34 -0400 Received: from mail-wm1-x343.google.com ([2a00:1450:4864:20::343]:38491) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hudku-0006p8-DX for qemu-devel@nongnu.org; Mon, 05 Aug 2019 10:14:32 -0400 Received: by mail-wm1-x343.google.com with SMTP id s15so51834308wmj.3 for ; Mon, 05 Aug 2019 07:14:32 -0700 (PDT) Received: from 8c859074c0ff.ant.amazon.com.com (bzq-79-182-81-63.red.bezeqint.net. [79.182.81.63]) by smtp.gmail.com with ESMTPSA id v23sm75256211wmj.32.2019.08.05.07.14.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 05 Aug 2019 07:14:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=LMDhWoclZ0On+7rl4/ZUIJtPMOTKUmQZ9lgwOiMn53I=; b=gHAYz+LjxlScFGWeJ+Au2NIs3pp+6qcA2eRjuwn9+HJFOLIyeSI00jRJoM20iLlHye p8UJ335Nr93NtLz/4C+k5QrLd3O+rQbX0QqazeVRXSKhH0ognVBLPMc5f5clI2bvrTip yUL5jHyTpx8GUJq1IhFFU3TwXjbHITClqMUljcUGFdUOcLJpFE4YWR6kw5wZOVgl2i9V XtQaYYK76tUbSCx+tXWOkheX8YNGPs3FvNtFxsltffB70p769Vm44pquebWZwtkOqHDy IuMVRBLZ5EI0mxpf8AgRL3a4OygCZT7miw5bGLvxiwWcRFoqwQfzeccnOeoXf5Qanmik 1exQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=LMDhWoclZ0On+7rl4/ZUIJtPMOTKUmQZ9lgwOiMn53I=; b=okf5pdA5R/5XajH/Hc0ycFsWTosJ1anxIKCduhFmwl3fUoVVqimUEELVMqx/kSaj/j LtFvV7hG8iTLMbRjqwpyOnUoR0kHL1EvYYxCAj5Ex/l3O/RLLE9KdiVgwBg2fQ3BnDR5 IHuXZpwtPA3II/oXBYDemVCQ9T4++PD34bw4pRwMbwz8U+dG3wFl25Uub5KMVxa7Qb00 npc4SFxB/sOKDudJj6G5LLBGGdhnT++OJpsRl8AkTm694/Zw1Nm8AkgGDZLcnYMN4Gdx 2stYwNB/pzne/oet820W+BvsOJydYP/iuNOs402QW0XtibfVVy+fnN0atjz4wXenI8ub Ao/Q== X-Gm-Message-State: APjAAAX1jTmLbzvJiHoLPZZ3Am1DwLPaHZBlYBUa00l8arUA9sR3l4cr +OIl/RnvVoBC68/viseem80cqAM5qNNnKKW8 X-Google-Smtp-Source: APXvYqzUB4OsCbkDcIvnYvwmljgtXcvimdSEvtwqBTKuRCKmMV8gCgevsxeOVpDSA05at2PiBaxNrQ== X-Received: by 2002:a1c:4e14:: with SMTP id g20mr18661513wmh.3.1565014470833; Mon, 05 Aug 2019 07:14:30 -0700 (PDT) From: Michael Rolnik To: qemu-devel@nongnu.org Date: Mon, 5 Aug 2019 17:14:07 +0300 Message-Id: <20190805141408.89268-8-mrolnik@gmail.com> X-Mailer: git-send-email 2.17.2 (Apple Git-113) In-Reply-To: <20190805141408.89268-1-mrolnik@gmail.com> References: <20190805141408.89268-1-mrolnik@gmail.com> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::343 Subject: [Qemu-devel] [PATCH for 4.2 v28 7/8] target/avr: Register AVR support with the rest of QEMU, the build system, and the MAINTAINERS file X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: thuth@redhat.com, dovgaluk@ispras.ru, richard.henderson@linaro.org, Michael Rolnik , imammedo@redhat.com, philmd@redhat.com Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Signed-off-by: Michael Rolnik --- MAINTAINERS | 6 ++++++ arch_init.c | 2 ++ configure | 7 +++++++ default-configs/avr-softmmu.mak | 5 +++++ include/disas/dis-asm.h | 6 ++++++ include/sysemu/arch_init.h | 1 + qapi/common.json | 3 ++- target/avr/Makefile.objs | 33 +++++++++++++++++++++++++++++++++ tests/machine-none-test.c | 1 + 9 files changed, 63 insertions(+), 1 deletion(-) create mode 100644 default-configs/avr-softmmu.mak create mode 100644 target/avr/Makefile.objs diff --git a/MAINTAINERS b/MAINTAINERS index d6de200453..95febcff27 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -163,6 +163,12 @@ S: Maintained F: hw/arm/smmu* F: include/hw/arm/smmu* =20 +AVR TCG CPUs +M: Michael Rolnik +S: Maintained +F: target/avr/ +F: hw/avr/ + CRIS TCG CPUs M: Edgar E. Iglesias S: Maintained diff --git a/arch_init.c b/arch_init.c index 74b0708634..413ad7acfd 100644 --- a/arch_init.c +++ b/arch_init.c @@ -85,6 +85,8 @@ int graphic_depth =3D 32; #define QEMU_ARCH QEMU_ARCH_UNICORE32 #elif defined(TARGET_XTENSA) #define QEMU_ARCH QEMU_ARCH_XTENSA +#elif defined(TARGET_AVR) +#define QEMU_ARCH QEMU_ARCH_AVR #endif =20 const uint32_t arch_type =3D QEMU_ARCH; diff --git a/configure b/configure index 714e7fb6a1..57fc6a683c 100755 --- a/configure +++ b/configure @@ -7510,6 +7510,10 @@ case "$target_name" in target_compiler=3D$cross_cc_aarch64 eval "target_compiler_cflags=3D\$cross_cc_cflags_${target_name}" ;; + avr) + gdb_xml_files=3D"avr-cpu.xml" + target_compiler=3D$cross_cc_avr + ;; cris) target_compiler=3D$cross_cc_cris ;; @@ -7787,6 +7791,9 @@ for i in $ARCH $TARGET_BASE_ARCH ; do disas_config "ARM_A64" fi ;; + avr) + disas_config "AVR" + ;; cris) disas_config "CRIS" ;; diff --git a/default-configs/avr-softmmu.mak b/default-configs/avr-softmmu.= mak new file mode 100644 index 0000000000..d1e1c28118 --- /dev/null +++ b/default-configs/avr-softmmu.mak @@ -0,0 +1,5 @@ +# Default configuration for avr-softmmu + +# Boards: +# +CONFIG_AVR_SAMPLE=3Dy diff --git a/include/disas/dis-asm.h b/include/disas/dis-asm.h index e9c7dd8eb4..8bedce17ac 100644 --- a/include/disas/dis-asm.h +++ b/include/disas/dis-asm.h @@ -211,6 +211,12 @@ enum bfd_architecture #define bfd_mach_m32r 0 /* backwards compatibility */ bfd_arch_mn10200, /* Matsushita MN10200 */ bfd_arch_mn10300, /* Matsushita MN10300 */ + bfd_arch_avr, /* Atmel AVR microcontrollers. */ +#define bfd_mach_avr1 1 +#define bfd_mach_avr2 2 +#define bfd_mach_avr3 3 +#define bfd_mach_avr4 4 +#define bfd_mach_avr5 5 bfd_arch_cris, /* Axis CRIS */ #define bfd_mach_cris_v0_v10 255 #define bfd_mach_cris_v32 32 diff --git a/include/sysemu/arch_init.h b/include/sysemu/arch_init.h index 10cbafe970..aff57bfe61 100644 --- a/include/sysemu/arch_init.h +++ b/include/sysemu/arch_init.h @@ -25,6 +25,7 @@ enum { QEMU_ARCH_NIOS2 =3D (1 << 17), QEMU_ARCH_HPPA =3D (1 << 18), QEMU_ARCH_RISCV =3D (1 << 19), + QEMU_ARCH_AVR =3D (1 << 20), }; =20 extern const uint32_t arch_type; diff --git a/qapi/common.json b/qapi/common.json index 99d313ef3b..2b2e0de0af 100644 --- a/qapi/common.json +++ b/qapi/common.json @@ -183,11 +183,12 @@ # is true even for "qemu-system-x86_64". # # ppcemb: dropped in 3.1 +# avr: added in 4.2 # # Since: 3.0 ## { 'enum' : 'SysEmuTarget', - 'data' : [ 'aarch64', 'alpha', 'arm', 'cris', 'hppa', 'i386', 'lm32', + 'data' : [ 'aarch64', 'alpha', 'arm', 'avr', 'cris', 'hppa', 'i386', 'lm= 32', 'm68k', 'microblaze', 'microblazeel', 'mips', 'mips64', 'mips64el', 'mipsel', 'moxie', 'nios2', 'or1k', 'ppc', 'ppc64', 'riscv32', 'riscv64', 's390x', 'sh4', diff --git a/target/avr/Makefile.objs b/target/avr/Makefile.objs new file mode 100644 index 0000000000..2976affd95 --- /dev/null +++ b/target/avr/Makefile.objs @@ -0,0 +1,33 @@ +# +# QEMU AVR CPU +# +# Copyright (c) 2019 Michael Rolnik +# +# This library is free software; you can redistribute it and/or +# modify it under the terms of the GNU Lesser General Public +# License as published by the Free Software Foundation; either +# version 2.1 of the License, or (at your option) any later version. +# +# This library is distributed in the hope that it will be useful, +# but WITHOUT ANY WARRANTY; without even the implied warranty of +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU +# Lesser General Public License for more details. +# +# You should have received a copy of the GNU Lesser General Public +# License along with this library; if not, see +# +# + +DECODETREE =3D $(SRC_PATH)/scripts/decodetree.py +decode-y =3D $(SRC_PATH)/target/avr/insn.decode + +target/avr/decode_insn.inc.c: $(decode-y) $(DECODETREE) + $(call quiet-command, \ + $(PYTHON) $(DECODETREE) -o $@ --decode decode_insn --insnwidth 16 $<, \ + "GEN", $(TARGET_DIR)$@) + +target/avr/translate.o: target/avr/decode_insn.inc.c + +obj-y +=3D translate.o cpu.o helper.o +obj-y +=3D gdbstub.o +obj-$(CONFIG_SOFTMMU) +=3D machine.o diff --git a/tests/machine-none-test.c b/tests/machine-none-test.c index 5953d31755..3e5c74e73e 100644 --- a/tests/machine-none-test.c +++ b/tests/machine-none-test.c @@ -27,6 +27,7 @@ static struct arch2cpu cpus_map[] =3D { /* tested targets list */ { "arm", "cortex-a15" }, { "aarch64", "cortex-a57" }, + { "avr", "avr6-avr-cpu" }, { "x86_64", "qemu64,apic-id=3D0" }, { "i386", "qemu32,apic-id=3D0" }, { "alpha", "ev67" }, --=20 2.17.2 (Apple Git-113)