From nobody Tue Feb 10 13:37:13 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1559681843; cv=none; d=zoho.com; s=zohoarc; b=nwyKGcW/J5uQQJQc5IkNnDPHs5xyxkYpO9QOc+JsGa8DKJqL1CykbrjAwBcVyhCz+0i5H/KgX9htWqP4h6BZ5E8/GYaPWscF7+ley9X3e9EGHhOD4NQZ7DUoq84YdK+T4xPix6OiEbDDQaLq8EqTNYWLBLLe2SZD7KuVEqZlFJ0= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1559681843; h=Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:Message-ID:References:Sender:Subject:To:ARC-Authentication-Results; bh=BPOSGSRwnnlDmzKutwLcU2dnjTQ5x21/pJ7MvOt5Ozw=; b=AiKeL9Zaqa3asqYfuk3fu8DQHmfr745hjBlqqNpHH1QAp9dd+mPThOW49E8NMTFrO39qnJZ6bfExkD/MlALVTkW11y8o+SD4fspLUZ0+MpnTuLk9VPmBpN5s3Qt5oNkQ6rdnb8HuNZ2mXzO5m5vrsSQBSrgqk/siG9BmrZSBJkQ= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1559681843350764.2786661944126; Tue, 4 Jun 2019 13:57:23 -0700 (PDT) Received: from localhost ([127.0.0.1]:57929 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hYGUe-0003PZ-8p for importer@patchew.org; Tue, 04 Jun 2019 16:57:16 -0400 Received: from eggs.gnu.org ([209.51.188.92]:35894) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hYG8g-0001OE-E9 for qemu-devel@nongnu.org; Tue, 04 Jun 2019 16:34:35 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hYG8f-0004Uy-3Z for qemu-devel@nongnu.org; Tue, 04 Jun 2019 16:34:34 -0400 Received: from mail-oi1-x244.google.com ([2607:f8b0:4864:20::244]:33401) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hYG8e-0004UV-Ur for qemu-devel@nongnu.org; Tue, 04 Jun 2019 16:34:33 -0400 Received: by mail-oi1-x244.google.com with SMTP id q186so16643841oia.0 for ; Tue, 04 Jun 2019 13:34:32 -0700 (PDT) Received: from localhost.localdomain (200-56-192-86-cable.cybercable.net.mx. [200.56.192.86]) by smtp.gmail.com with ESMTPSA id h1sm5979901otj.78.2019.06.04.13.34.29 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 04 Jun 2019 13:34:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=BPOSGSRwnnlDmzKutwLcU2dnjTQ5x21/pJ7MvOt5Ozw=; b=zQXpIkhoLJ2PE18jawcfmuA8iNFcDbP/w12SvOjJfI42egHFlCyc99T0AaimN2Rzqh gmWqPnuJQs871qfZ3zeIwXGgGlyrB+1oBvMrXYRXdjcbM/dtC+oQJpHXDlKuoAURqgc4 YyBk0Lmvb1534tWlNx2GRCO7rUJFf2FX0HBJb3SB62IYzkjpGYR4gvP1pDW8TTncRV7m 2WXua+cNpPu+F2oJQisrWJ/gs2sm9EXhMxPqqefgjm94c8jZeKBVZeZiE2Yx5tiMk6bK 90OgEC24oOXfIx44CR2eqvIgoID9z1EFnEbvfzjwJsaSG2NSGYiA49gr3nhVAv/7fkhj UZuw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=BPOSGSRwnnlDmzKutwLcU2dnjTQ5x21/pJ7MvOt5Ozw=; b=QpuOAuwElth15s81tNTvwne/xPIg2zjf4DvBoPp8mUzJSkPGpshJRYTxbwdgCZ8SBx vocQ8J5hxkKjKIhOa8wPgcvMzMmaKBtaR6j/6diGHtYmW0VhLr7SwUv8w2qzCWPlanvn gg7YbBDZcUlSQRU5yOv2VbcEUVWb/hIKAWg+qzo6nBq0Mf5E3rFM6fKQFu+shGT59vI6 xkVX5kqVoD2VhPPVhZaKvGGovjRb7FWdwn5ZQfjqn7HCBZBJLTKpXRX6vPVgA/WMk3uH QEFUL+S6zvIyiGELqQb0wKXsu8ypxJfgWlg87c3Q55mWJFeXX/JkigrGMzAg0IE5qbIO bpsQ== X-Gm-Message-State: APjAAAUeKit4a4/yiwvP52bh0vNBb9Zah8GZtgbreFxuIWYkbXx22+ID VpoIoh6d5tYBCqI0GJFc5Ija0irxC8sblg== X-Google-Smtp-Source: APXvYqzx+vBy0YDlrr3wxgshRQgayL9nCRIroF0Jkr1xrzGzeczxHruScDLdt2BKXfOaP3d69coHkQ== X-Received: by 2002:aca:3c86:: with SMTP id j128mr5594952oia.1.1559680471865; Tue, 04 Jun 2019 13:34:31 -0700 (PDT) From: Richard Henderson To: qemu-devel@nongnu.org Date: Tue, 4 Jun 2019 15:33:35 -0500 Message-Id: <20190604203351.27778-24-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20190604203351.27778-1-richard.henderson@linaro.org> References: <20190604203351.27778-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::244 Subject: [Qemu-devel] [PATCH v4 23/39] target/riscv: Use env_cpu, env_archcpu X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Cleanup in the boilerplate that each target must define. Replace riscv_env_get_cpu with env_archcpu. The combination CPU(riscv_env_get_cpu) should have used ENV_GET_CPU to begin; use env_cpu now. Reviewed-by: Alistair Francis Signed-off-by: Richard Henderson --- target/riscv/cpu.h | 5 ----- linux-user/riscv/cpu_loop.c | 2 +- target/riscv/cpu_helper.c | 10 ++++------ target/riscv/csr.c | 12 ++++++------ target/riscv/op_helper.c | 7 +++---- 5 files changed, 14 insertions(+), 22 deletions(-) diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 9ab038bac3..29a1e08f03 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -221,11 +221,6 @@ typedef struct RISCVCPU { } cfg; } RISCVCPU; =20 -static inline RISCVCPU *riscv_env_get_cpu(CPURISCVState *env) -{ - return container_of(env, RISCVCPU, env); -} - static inline int riscv_has_ext(CPURISCVState *env, target_ulong ext) { return (env->misa & ext) !=3D 0; diff --git a/linux-user/riscv/cpu_loop.c b/linux-user/riscv/cpu_loop.c index 31700f75d0..c1134597fd 100644 --- a/linux-user/riscv/cpu_loop.c +++ b/linux-user/riscv/cpu_loop.c @@ -25,7 +25,7 @@ =20 void cpu_loop(CPURISCVState *env) { - CPUState *cs =3D CPU(riscv_env_get_cpu(env)); + CPUState *cs =3D env_cpu(env); int trapnr, signum, sigcode; target_ulong sigaddr; target_ulong ret; diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c index c577a262b8..8b6754b917 100644 --- a/target/riscv/cpu_helper.c +++ b/target/riscv/cpu_helper.c @@ -89,14 +89,12 @@ struct CpuAsyncInfo { static void riscv_cpu_update_mip_irqs_async(CPUState *target_cpu_state, run_on_cpu_data data) { - CPURISCVState *env =3D &RISCV_CPU(target_cpu_state)->env; - RISCVCPU *cpu =3D riscv_env_get_cpu(env); struct CpuAsyncInfo *info =3D (struct CpuAsyncInfo *) data.host_ptr; =20 if (info->new_mip) { - cpu_interrupt(CPU(cpu), CPU_INTERRUPT_HARD); + cpu_interrupt(target_cpu_state, CPU_INTERRUPT_HARD); } else { - cpu_reset_interrupt(CPU(cpu), CPU_INTERRUPT_HARD); + cpu_reset_interrupt(target_cpu_state, CPU_INTERRUPT_HARD); } =20 g_free(info); @@ -212,7 +210,7 @@ static int get_physical_address(CPURISCVState *env, hwa= ddr *physical, } } =20 - CPUState *cs =3D CPU(riscv_env_get_cpu(env)); + CPUState *cs =3D env_cpu(env); int va_bits =3D PGSHIFT + levels * ptidxbits; target_ulong mask =3D (1L << (TARGET_LONG_BITS - (va_bits - 1))) - 1; target_ulong masked_msbs =3D (addr >> (va_bits - 1)) & mask; @@ -341,7 +339,7 @@ restart: static void raise_mmu_exception(CPURISCVState *env, target_ulong address, MMUAccessType access_type) { - CPUState *cs =3D CPU(riscv_env_get_cpu(env)); + CPUState *cs =3D env_cpu(env); int page_fault_exceptions =3D (env->priv_ver >=3D PRIV_VERSION_1_10_0) && get_field(env->satp, SATP_MODE) !=3D VM_1_10_MBARE; diff --git a/target/riscv/csr.c b/target/riscv/csr.c index f9e2910643..c67d29e206 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -296,7 +296,7 @@ static int write_mstatus(CPURISCVState *env, int csrno,= target_ulong val) if (env->priv_ver <=3D PRIV_VERSION_1_09_1) { if ((val ^ mstatus) & (MSTATUS_MXR | MSTATUS_MPP | MSTATUS_MPRV | MSTATUS_SUM | MSTATUS_VM)) { - tlb_flush(CPU(riscv_env_get_cpu(env))); + tlb_flush(env_cpu(env)); } mask =3D MSTATUS_SIE | MSTATUS_SPIE | MSTATUS_MIE | MSTATUS_MPIE | MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | @@ -307,7 +307,7 @@ static int write_mstatus(CPURISCVState *env, int csrno,= target_ulong val) if (env->priv_ver >=3D PRIV_VERSION_1_10_0) { if ((val ^ mstatus) & (MSTATUS_MXR | MSTATUS_MPP | MSTATUS_MPV | MSTATUS_MPRV | MSTATUS_SUM)) { - tlb_flush(CPU(riscv_env_get_cpu(env))); + tlb_flush(env_cpu(env)); } mask =3D MSTATUS_SIE | MSTATUS_SPIE | MSTATUS_MIE | MSTATUS_MPIE | MSTATUS_SPP | MSTATUS_FS | MSTATUS_MPRV | MSTATUS_SUM | @@ -382,7 +382,7 @@ static int write_misa(CPURISCVState *env, int csrno, ta= rget_ulong val) =20 /* flush translation cache */ if (val !=3D env->misa) { - tb_flush(CPU(riscv_env_get_cpu(env))); + tb_flush(env_cpu(env)); } =20 env->misa =3D val; @@ -549,7 +549,7 @@ static int write_mbadaddr(CPURISCVState *env, int csrno= , target_ulong val) static int rmw_mip(CPURISCVState *env, int csrno, target_ulong *ret_value, target_ulong new_value, target_ulong write_mask) { - RISCVCPU *cpu =3D riscv_env_get_cpu(env); + RISCVCPU *cpu =3D env_archcpu(env); /* Allow software control of delegable interrupts not claimed by hardw= are */ target_ulong mask =3D write_mask & delegable_ints & ~env->miclaim; uint32_t old_mip; @@ -712,7 +712,7 @@ static int write_satp(CPURISCVState *env, int csrno, ta= rget_ulong val) return 0; } if (env->priv_ver <=3D PRIV_VERSION_1_09_1 && (val ^ env->sptbr)) { - tlb_flush(CPU(riscv_env_get_cpu(env))); + tlb_flush(env_cpu(env)); env->sptbr =3D val & (((target_ulong) 1 << (TARGET_PHYS_ADDR_SPACE_BITS - PGSHIFT)) - 1); } @@ -724,7 +724,7 @@ static int write_satp(CPURISCVState *env, int csrno, ta= rget_ulong val) return -1; } else { if((val ^ env->satp) & SATP_ASID) { - tlb_flush(CPU(riscv_env_get_cpu(env))); + tlb_flush(env_cpu(env)); } env->satp =3D val; } diff --git a/target/riscv/op_helper.c b/target/riscv/op_helper.c index 644d0fb35f..331cc36232 100644 --- a/target/riscv/op_helper.c +++ b/target/riscv/op_helper.c @@ -28,7 +28,7 @@ void QEMU_NORETURN riscv_raise_exception(CPURISCVState *env, uint32_t exception, uintptr_t pc) { - CPUState *cs =3D CPU(riscv_env_get_cpu(env)); + CPUState *cs =3D env_cpu(env); qemu_log_mask(CPU_LOG_INT, "%s: %d\n", __func__, exception); cs->exception_index =3D exception; cpu_loop_exit_restore(cs, pc); @@ -128,7 +128,7 @@ target_ulong helper_mret(CPURISCVState *env, target_ulo= ng cpu_pc_deb) =20 void helper_wfi(CPURISCVState *env) { - CPUState *cs =3D CPU(riscv_env_get_cpu(env)); + CPUState *cs =3D env_cpu(env); =20 if (env->priv =3D=3D PRV_S && env->priv_ver >=3D PRIV_VERSION_1_10_0 && @@ -143,8 +143,7 @@ void helper_wfi(CPURISCVState *env) =20 void helper_tlb_flush(CPURISCVState *env) { - RISCVCPU *cpu =3D riscv_env_get_cpu(env); - CPUState *cs =3D CPU(cpu); + CPUState *cs =3D env_cpu(env); if (!(env->priv >=3D PRV_S) || (env->priv =3D=3D PRV_S && env->priv_ver >=3D PRIV_VERSION_1_10_0 && --=20 2.17.1