From nobody Sun Feb 8 22:34:48 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1555118177; cv=none; d=zoho.com; s=zohoarc; b=Jx7H7CTrLfBgfaMsnc0vUzUfQF2sSMtrso3bOGSdEEzlZY9H59ArG4/VQpTwD6S4mIGf/4etl90lQMrxT1PxF3SVEuks9DiUrl+oFOnR7dxqSCM1N7UfbUrv/9uJJbmIv3l4N8eO1fbPHtw6/IWAikg9bHGGCL0ZLtuwNw/Qo6M= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1555118177; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To:ARC-Authentication-Results; bh=Jl7grZRlcRQRHYnUtEAgI42E5FYoB/4xEw8V0mnj7jQ=; b=N52bVlrQHXnz9E0w6V3EaNh2JLMXYLxNSXF1+jL5/J8FMKjqZk3A3ahhZ6Bh11oKWvXry1Ohne2m14RTJ8EHxgFDEc8FFg7l33hNn+dGN13iX6W9YnRlZXbFkQXV2QysRtGojkZusMAmyUVizOPohpYnRRS6KF0bwl40GWAYRC0= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1555118177664511.1042119781571; Fri, 12 Apr 2019 18:16:17 -0700 (PDT) Received: from localhost ([127.0.0.1]:44993 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hF7H3-0001Ao-5a for importer@patchew.org; Fri, 12 Apr 2019 21:16:08 -0400 Received: from eggs.gnu.org ([209.51.188.92]:36722) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hF7Ey-0008Rj-Lm for qemu-devel@nongnu.org; Fri, 12 Apr 2019 21:13:57 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hF7Ex-0000jV-Hg for qemu-devel@nongnu.org; Fri, 12 Apr 2019 21:13:56 -0400 Received: from mail-wm1-x344.google.com ([2a00:1450:4864:20::344]:54478) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hF7Ex-0000is-7f for qemu-devel@nongnu.org; Fri, 12 Apr 2019 21:13:55 -0400 Received: by mail-wm1-x344.google.com with SMTP id c1so13291451wml.4 for ; Fri, 12 Apr 2019 18:13:55 -0700 (PDT) Received: from ninjahub.lan (host-2-103-80-5.as13285.net. [2.103.80.5]) by smtp.gmail.com with ESMTPSA id g13sm7398293wmh.11.2019.04.12.18.13.53 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 12 Apr 2019 18:13:53 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Jl7grZRlcRQRHYnUtEAgI42E5FYoB/4xEw8V0mnj7jQ=; b=EkwMKK8b4RrwPIGW42asFdqaWveLVgO3w7MX4pBc9fhs1DA7rV01A/sa4jsT0zXb1O KtuRhO3qa84a4ArOL0PMy3CM+gMpCMxUrSjMTMnm7CBrxS7OfkT+bAH+93uQA13pGWyB apg0whG7+xbIRgqyTTqaxv1IFGlCIk5SBzLvo+CRzhSLSk1DmQUqOVKZjNfcxS2wLOH/ 72Rxi9gcx0YJDJ7Fa0U2gkikoFIuDepq15AIwhiK4tVVAB8pKeSjlfeyTmNjanNdSLBS yiEz68Y4rnTL2tUaGxQFOcHrqmw/5B/S+HcXHto2djGGXidNHy8PsMvDpt05wGVTMlaA 2B6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Jl7grZRlcRQRHYnUtEAgI42E5FYoB/4xEw8V0mnj7jQ=; b=hTL/EDfIl3Y2O+W2KgozzlWXXHeOnZaVg2BAvrKVQvCbOfui5Oh8nTqxcjDBU0g8nt yocwkyRUCYGz9K1RBJTcplFfacEmFvgP1xcwBI5HjEFCMi6SN64F36avqnpIFsJOP6rA R9a1isyA50j1oGsV94SYloU7YSJjGXLvkcHVQs+n3rc0qtAjaas3XojLZPPBJfvXy9n/ C7wGCBUh9WgoFnR0IWtzerM6x+1Ged5rGHqzPpdUP4Wduz0WV6U91qyyX3DRd2Dshoe0 27zXLRjPzIA5/QCX0Fs5nuetTQ6QE67Otv8Jbom6dDCpJ+R3bvxcL1iDoFmHWfacu/t0 O1EQ== X-Gm-Message-State: APjAAAW2HHJ4L+JBPxQoD6RUXKZdPLLvLiZr+atEOr0SKNmnO3zRzymI c80AH/pEgy/6rnxABvSAmjprHMeW7Mmc X-Google-Smtp-Source: APXvYqyByGpOFF1U8ssc+Ww/MV71A50kGa4wa6r8LvtVcBbLMmIuNH9J0PIWltJLkc8cfK/uNl7HeA== X-Received: by 2002:a1c:2109:: with SMTP id h9mr13869692wmh.68.1555118033879; Fri, 12 Apr 2019 18:13:53 -0700 (PDT) From: Jules Irenge To: qemu-devel@nongnu.org Date: Sat, 13 Apr 2019 02:13:01 +0100 Message-Id: <20190413011302.6610-3-jbi.octave@gmail.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20190413011302.6610-1-jbi.octave@gmail.com> References: <20190413011302.6610-1-jbi.octave@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::344 Subject: [Qemu-devel] [PATCH v4 2/3] target/mips: realign comments to fix checkpatch warnings X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: arikalo@wavecomp.com, Jules Irenge , aurelien@aurel32.net, amarkovic@wavecomp.com Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Type: text/plain; charset="utf-8" Realign comments to fix warnings issued by checkpatc.pl tool "WARNING: Block comments use a leading /* on a separate line" within "target/mips/cpu.h" file. Signed-off-by: Jules Irenge --- target/mips/cpu.h | 34 ++++++++++++++++++++++------------ 1 file changed, 22 insertions(+), 12 deletions(-) diff --git a/target/mips/cpu.h b/target/mips/cpu.h index 4bfa24bda0..57af560e34 100644 --- a/target/mips/cpu.h +++ b/target/mips/cpu.h @@ -37,7 +37,8 @@ union fpr_t { /* FPU/MSA register mapping is not tested on big-endian hosts. */ wr_t wr; /* vector data */ }; -/* define FP_ENDIAN_IDX to access the same location +/* + *define FP_ENDIAN_IDX to access the same location * in the fpr_t union regardless of the host endianness */ #if defined(HOST_WORDS_BIGENDIAN) @@ -963,9 +964,11 @@ struct CPUMIPSState { /* TMASK defines different execution modes */ #define MIPS_HFLAG_TMASK 0x1F5807FF #define MIPS_HFLAG_MODE 0x00007 /* execution modes */ - /* The KSU flags must be the lowest bits in hflags. The flag order - must be the same as defined for CP0 Status. This allows to use - the bits as the value of mmu_idx. */ + /* + * The KSU flags must be the lowest bits in hflags. The flag order + * must be the same as defined for CP0 Status. This allows to use + * the bits as the value of mmu_idx. + */ #define MIPS_HFLAG_KSU 0x00003 /* kernel/supervisor/user mode mask */ #define MIPS_HFLAG_UM 0x00002 /* user mode flag */ #define MIPS_HFLAG_SM 0x00001 /* supervisor mode flag */ @@ -975,18 +978,22 @@ struct CPUMIPSState { #define MIPS_HFLAG_CP0 0x00010 /* CP0 enabled */ #define MIPS_HFLAG_FPU 0x00020 /* FPU enabled */ #define MIPS_HFLAG_F64 0x00040 /* 64-bit FPU enabled */ - /* True if the MIPS IV COP1X instructions can be used. This also - controls the non-COP1X instructions RECIP.S, RECIP.D, RSQRT.S - and RSQRT.D. */ + /* + * True if the MIPS IV COP1X instructions can be used. This also + * controls the non-COP1X instructions RECIP.S, RECIP.D, RSQRT.S + * and RSQRT.D. + */ #define MIPS_HFLAG_COP1X 0x00080 /* COP1X instructions enabled */ #define MIPS_HFLAG_RE 0x00100 /* Reversed endianness */ #define MIPS_HFLAG_AWRAP 0x00200 /* 32-bit compatibility address wrapping= */ #define MIPS_HFLAG_M16 0x00400 /* MIPS16 mode flag */ #define MIPS_HFLAG_M16_SHIFT 10 - /* If translation is interrupted between the branch instruction and + /* + * If translation is interrupted between the branch instruction and * the delay slot, record what type of branch it is so that we can * resume translation properly. It might be possible to reduce - * this from three bits to two. */ + * this from three bits to two. + */ #define MIPS_HFLAG_BMASK_BASE 0x803800 #define MIPS_HFLAG_B 0x00800 /* Unconditional branch */ #define MIPS_HFLAG_BC 0x01000 /* Conditional branch */ @@ -1073,8 +1080,10 @@ void mips_cpu_list(FILE *f, fprintf_function cpu_fpr= intf); extern void cpu_wrdsp(uint32_t rs, uint32_t mask_num, CPUMIPSState *env); extern uint32_t cpu_rddsp(uint32_t mask_num, CPUMIPSState *env); =20 -/* MMU modes definitions. We carefully match the indices with our - hflags layout. */ +/* + * MMU modes definitions. We carefully match the indices with our + * hflags layout. + */ #define MMU_MODE0_SUFFIX _kernel #define MMU_MODE1_SUFFIX _super #define MMU_MODE2_SUFFIX _user @@ -1097,7 +1106,8 @@ static inline int cpu_mmu_index(CPUMIPSState *env, bo= ol ifetch) =20 #include "exec/cpu-all.h" =20 -/* Memory access type : +/* + * Memory access type : * may be needed for precise access rights control and precise exceptions. */ enum { --=20 2.20.1