From nobody Tue Feb 10 07:22:18 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=linaro.org Return-Path: Received: from lists.gnu.org (209.51.188.17 [209.51.188.17]) by mx.zohomail.com with SMTPS id 1549286645409429.428583629027; Mon, 4 Feb 2019 05:24:05 -0800 (PST) Received: from localhost ([127.0.0.1]:42710 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gqeEB-0002IJ-8T for importer@patchew.org; Mon, 04 Feb 2019 08:23:59 -0500 Received: from eggs.gnu.org ([209.51.188.92]:51474) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gqeBz-00010z-J1 for qemu-devel@nongnu.org; Mon, 04 Feb 2019 08:21:44 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gqeBy-0006Ul-0N for qemu-devel@nongnu.org; Mon, 04 Feb 2019 08:21:43 -0500 Received: from mail-wm1-x342.google.com ([2a00:1450:4864:20::342]:33604) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1gqeBx-0006SC-OP for qemu-devel@nongnu.org; Mon, 04 Feb 2019 08:21:41 -0500 Received: by mail-wm1-x342.google.com with SMTP id r24so10069868wmh.0 for ; Mon, 04 Feb 2019 05:21:39 -0800 (PST) Received: from cloudburst.twiddle.net (host81-133-38-158.in-addr.btopenworld.com. [81.133.38.158]) by smtp.gmail.com with ESMTPSA id l20sm30371534wrb.93.2019.02.04.05.21.36 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 04 Feb 2019 05:21:37 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=msscmUcOWKeoU14jzMt6Ihdikbhw0A7boZd1CR/20Ks=; b=K7zKa2B1dFLF/O49+Oz0PZB5zRN/MhDzP/qHMsJ/h2EJGabBgB3EtuK4oVXnEqOXdJ CxXSpEbB0s9xyPrnf6N6UbajKFx8KGRex/Qd70heGNaOYpkw5xlsT6IuirJ2HsZQitv+ vB8jhAXIQcapp+cMVq6DLBj3P0iOFs54/QqGs= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=msscmUcOWKeoU14jzMt6Ihdikbhw0A7boZd1CR/20Ks=; b=GA/clsYKBsSm7Eb6FTBJ1QF2mKHS7hcFKdEh0O8O7zIzp1w50mToy3KBAci3UvIUv+ oAcfQUaKfvhecaXtAMWZo3aVPwX1FDM+wgzTMTUaem8TMvbEY3LuTCSa8PwGUdJoTxDz WCu0xof4Y05yzBD/61IH5sDNGpPd6IodN3Jp7hINGYxW2MLIK/5AXys8cXxZxTl/Wc7w eX/dgtyOk5ZOWGFDUW5jxcXRWnS30RcL13yh7f7iEdiHBDED30+5rI7sJkr8khnFZlf5 m+203Ztko6KmzyrA9naFBgUszZhFfH0o/+0eBvafvcL74d5v8xzy+ELQ7/V3foNhM4hu xlHw== X-Gm-Message-State: AHQUAubSMwbWjxjs9ak04NIGZADq+U1FHdC66Zk+6Y3UkpElu5IT2ytH qUYpRrWdPaJER5f7GmUfTCtnEkD6fURNmg== X-Google-Smtp-Source: AHgI3IaOd86XQjGPm0n8IRb1C93iXz+NKsYi8BdvUDv6tetw4xt7Z0P4j4saGDs51i5gF23mRjEHww== X-Received: by 2002:a1c:ed17:: with SMTP id l23mr3707078wmh.51.1549286498380; Mon, 04 Feb 2019 05:21:38 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Mon, 4 Feb 2019 13:21:25 +0000 Message-Id: <20190204132126.3255-4-richard.henderson@linaro.org> X-Mailer: git-send-email 2.17.2 In-Reply-To: <20190204132126.3255-1-richard.henderson@linaro.org> References: <20190204132126.3255-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::342 Subject: [Qemu-devel] [PATCH v2 3/4] target/arm: Compute TB_FLAGS for TBI for user-only X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Enables, but does not turn on, TBI for CONFIG_USER_ONLY. Reviewed-by: Peter Maydell Signed-off-by: Richard Henderson --- target/arm/internals.h | 21 --------------------- target/arm/helper.c | 13 ++++++------- 2 files changed, 6 insertions(+), 28 deletions(-) diff --git a/target/arm/internals.h b/target/arm/internals.h index d01a3f9f44..a4bd1becb7 100644 --- a/target/arm/internals.h +++ b/target/arm/internals.h @@ -963,30 +963,9 @@ typedef struct ARMVAParameters { bool using64k : 1; } ARMVAParameters; =20 -#ifdef CONFIG_USER_ONLY -static inline ARMVAParameters aa64_va_parameters_both(CPUARMState *env, - uint64_t va, - ARMMMUIdx mmu_idx) -{ - return (ARMVAParameters) { - /* 48-bit address space */ - .tsz =3D 16, - /* We can't handle tagged addresses properly in user-only mode */ - .tbi =3D false, - }; -} - -static inline ARMVAParameters aa64_va_parameters(CPUARMState *env, - uint64_t va, - ARMMMUIdx mmu_idx, bool d= ata) -{ - return aa64_va_parameters_both(env, va, mmu_idx); -} -#else ARMVAParameters aa64_va_parameters_both(CPUARMState *env, uint64_t va, ARMMMUIdx mmu_idx); ARMVAParameters aa64_va_parameters(CPUARMState *env, uint64_t va, ARMMMUIdx mmu_idx, bool data); -#endif =20 #endif diff --git a/target/arm/helper.c b/target/arm/helper.c index 25d8ec38f8..222253a3a3 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -7197,7 +7197,7 @@ uint32_t HELPER(rbit)(uint32_t x) return revbit32(x); } =20 -#if defined(CONFIG_USER_ONLY) +#ifdef CONFIG_USER_ONLY =20 /* These should probably raise undefined insn exceptions. */ void HELPER(v7m_msr)(CPUARMState *env, uint32_t reg, uint32_t val) @@ -9571,6 +9571,7 @@ void arm_cpu_do_interrupt(CPUState *cs) cs->interrupt_request |=3D CPU_INTERRUPT_EXITTB; } } +#endif /* !CONFIG_USER_ONLY */ =20 /* Return the exception level which controls this address translation regi= me */ static inline uint32_t regime_el(CPUARMState *env, ARMMMUIdx mmu_idx) @@ -9732,6 +9733,7 @@ static inline bool regime_is_user(CPUARMState *env, A= RMMMUIdx mmu_idx) } } =20 +#ifndef CONFIG_USER_ONLY /* Translate section/page access permissions to page * R/W protection flags * @@ -10419,6 +10421,7 @@ static uint8_t convert_stage2_attrs(CPUARMState *en= v, uint8_t s2attrs) =20 return (hiattr << 6) | (hihint << 4) | (loattr << 2) | lohint; } +#endif /* !CONFIG_USER_ONLY */ =20 ARMVAParameters aa64_va_parameters_both(CPUARMState *env, uint64_t va, ARMMMUIdx mmu_idx) @@ -10490,6 +10493,7 @@ ARMVAParameters aa64_va_parameters(CPUARMState *env= , uint64_t va, return ret; } =20 +#ifndef CONFIG_USER_ONLY static ARMVAParameters aa32_va_parameters(CPUARMState *env, uint32_t va, ARMMMUIdx mmu_idx) { @@ -13746,11 +13750,7 @@ void cpu_get_tb_cpu_state(CPUARMState *env, target= _ulong *pc, *pc =3D env->pc; flags =3D FIELD_DP32(flags, TBFLAG_ANY, AARCH64_STATE, 1); =20 -#ifndef CONFIG_USER_ONLY - /* - * Get control bits for tagged addresses. Note that the - * translator only uses this for instruction addresses. - */ + /* Get control bits for tagged addresses. */ { ARMMMUIdx stage1 =3D stage_1_mmu_idx(mmu_idx); ARMVAParameters p0 =3D aa64_va_parameters_both(env, 0, stage1); @@ -13769,7 +13769,6 @@ void cpu_get_tb_cpu_state(CPUARMState *env, target_= ulong *pc, flags =3D FIELD_DP32(flags, TBFLAG_A64, TBII, tbii); flags =3D FIELD_DP32(flags, TBFLAG_A64, TBID, tbid); } -#endif =20 if (cpu_isar_feature(aa64_sve, cpu)) { int sve_el =3D sve_exception_el(env, current_el); --=20 2.17.2