From nobody Sun May 5 08:03:15 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1541164952219236.97893120349954; Fri, 2 Nov 2018 06:22:32 -0700 (PDT) Received: from localhost ([::1]:51668 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gIZPC-0001oy-Pa for importer@patchew.org; Fri, 02 Nov 2018 09:22:30 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:53005) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gIZNT-0000se-7Y for qemu-devel@nongnu.org; Fri, 02 Nov 2018 09:20:46 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gIZNP-0003mu-Ck for qemu-devel@nongnu.org; Fri, 02 Nov 2018 09:20:42 -0400 Received: from mail-co1nam04on0623.outbound.protection.outlook.com ([2a01:111:f400:fe4d::623]:48576 helo=NAM04-CO1-obe.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1gIZMt-0002nl-8g; Fri, 02 Nov 2018 09:20:08 -0400 Received: from BL0PR02CA0050.namprd02.prod.outlook.com (2603:10b6:207:3d::27) by SN4PR0201MB3519.namprd02.prod.outlook.com (2603:10b6:803:44::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1273.27; Fri, 2 Nov 2018 13:19:41 +0000 Received: from CY1NAM02FT022.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e45::201) by BL0PR02CA0050.outlook.office365.com (2603:10b6:207:3d::27) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1273.27 via Frontend Transport; Fri, 2 Nov 2018 13:19:41 +0000 Received: from xsj-pvapsmtpgw02 (149.199.60.100) by CY1NAM02FT022.mail.protection.outlook.com (10.152.75.185) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.1294.14 via Frontend Transport; Fri, 2 Nov 2018 13:19:38 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66]:36637 helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw02 with esmtp (Exim 4.63) (envelope-from ) id 1gIZMP-0003PF-D7; Fri, 02 Nov 2018 06:19:37 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1gIZMK-0007dW-9z; Fri, 02 Nov 2018 06:19:32 -0700 Received: from xsj-pvapsmtp01 (mailhub.xilinx.com [149.199.38.66]) by xsj-smtp-dlp2.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id wA2DJNpr007919; Fri, 2 Nov 2018 06:19:23 -0700 Received: from [10.71.119.87] (helo=xsjedgari31.xlnx.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1gIZM9-0007bm-IW; Fri, 02 Nov 2018 06:19:23 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=9Bb5eDduPwA53IcvSO/GywAcmxhwJ0p0tmEGmHffcDk=; b=Telb5hE641hL+PE4QhcRcJS1TKH6sI8DZqvHuyoTxFFd4WYr8grZ49yT1B8U8uqbAHZIGIPW1mKSBp+qbb5nWo4frhunq5O69a/1C7GD6koHs3oNLCKQBybk8yKPlyaMGzMz3FeCeqRbUsO4RRRkJbKCh8fwlFZz1cCJ3QJfZeU= Authentication-Results: spf=pass (sender IP is 149.199.60.100) smtp.mailfrom=xilinx.com; kernel.org; dkim=none (message not signed) header.d=none;kernel.org; dmarc=bestguesspass action=none header.from=xilinx.com; Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates 149.199.60.100 as permitted sender) receiver=protection.outlook.com; client-ip=149.199.60.100; helo=xsj-pvapsmtpgw02; From: "Edgar E. Iglesias" To: , Date: Fri, 2 Nov 2018 14:19:12 +0100 Message-ID: <20181102131913.1535-2-edgar.iglesias@xilinx.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181102131913.1535-1-edgar.iglesias@xilinx.com> References: <20181102131913.1535-1-edgar.iglesias@xilinx.com> X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.100; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(346002)(376002)(39860400002)(136003)(396003)(2980300002)(438002)(199004)(189003)(51416003)(486006)(2616005)(36756003)(316002)(575784001)(63266004)(16586007)(77096007)(7696005)(126002)(106002)(5660300001)(76176011)(186003)(4326008)(81166006)(26005)(81156014)(50226002)(39060400002)(14444005)(8936002)(36386004)(11346002)(426003)(478600001)(8676002)(336012)(47776003)(476003)(446003)(107886003)(2906002)(9786002)(305945005)(1076002)(106466001)(48376002)(356004)(6666004)(4744004)(50466002)(54906003)(110136005)(2004002)(107986001)(5001870100001); DIR:OUT; SFP:1101; SCL:1; SRVR:SN4PR0201MB3519; H:xsj-pvapsmtpgw02; FPR:; SPF:Pass; LANG:en; PTR:unknown-60-100.xilinx.com,xapps1.xilinx.com; A:1; MX:1; X-Microsoft-Exchange-Diagnostics: 1; CY1NAM02FT022; 1:JzP1ZcDh1t9pAoJgz45198/hteda3owF9pc30TyEBZN0wvWSa7U/vYetYcuvflBdCABuHq0aim+hOga7EeVQPqa6/fyI2MvYjWF7crMSh/QzZglsezRrhdLg9gJ5rreU MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: 9282770b-9df0-4a99-2ed9-08d640c5d8ce X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(5600074)(711020)(4608076)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7153060); SRVR:SN4PR0201MB3519; X-Microsoft-Exchange-Diagnostics: 1; SN4PR0201MB3519; 3:7zpbCJfz6pM1Z+WXzrw9K/bS6tNAEpp4ntVl+SCNZVXkRPoZ61pApWI8WfT5hWcfSQXhxvN4nnZYZKXlTqZzn8PrHhSIQbC1WL7/W98Jp3N8ePevCvyfQYRtzWkLenuocPsE7/ZwiEQXQCrMPLYJSQA5O6eBEsrSwDGVOGOtORoueWg2NdSCGtmJBnkVM3rDcMeYnN97erK9tsumVluduu5AB4Z2aL40sPAXt9LIDU+n0DLPfIMiBorqUGdA9DpICTaoAzJfmwljaBnyVABz7CVattJUxbmVpwc+ttkhxpN5duN2A3MQqOu87Fou0hHPcsyC9Zvu3cP1DgpkFkmOyjmEB7CfemP4UkB1DBCi7ek=; 25:+kdklnnAgPztZe2EVZB2I8SlWIKReO06RfW0Yr/uSv30LUMzX3OClGknZyPGDT/k+ehHMYpUkwwgcqAJYRxwqpKKbAWmTxIGal8ocOc/GZshQCyxUc/6j1oPZtAqO0tjh0rWy1XSYZ0YmGFQyNwr5mWbJSmI+pewgCUVgblySUG0wC6KRlH+ICJkphPWBDMY7iKitCFj+Sk31XkJZ1FWVhDRmgWCmMxePiELpiJr7aIjeaNM/Oosz10i0WGQwfJpUXL4rVsWPtShDhwty+cLDe1l9JxxZTAtWlswz3cbT+D9LR63QdVVmho+LrYVHQJvmd9JKEShwU3W/uGdzVGj6g== X-MS-TrafficTypeDiagnostic: SN4PR0201MB3519: X-Microsoft-Exchange-Diagnostics: 1; SN4PR0201MB3519; 31:7jZhjjhMXEUHglT7ouj5+9Ud5RYlq8+q3pxuU5T7vPi8fCJ2pi8kPtNwoyEI7wOTiboknYHzggBuY6Dwzy/dFup9fAF7Y7FN56NKywr5tOPHcX7IauifnzzpM9/PeGEfkCPA9V3SSvBjARJiv2Sx6e3g+NVhxDlsHxh1bcuR70KHYuECl6g+7F6y/yVF0ls4mE34gB8QqB6grqgF6BlVYOU/7T1+2LgouEv2ktMulgQ=; 20:5zJtJWoCbkIaaQmffvBDhad/Ff3NCG90lMW6dq5K+7pkNKUs7DugwdWD/y+/FqBBmtr677oIo/jfyLd/kSQ8dZ+GHd9j9ChbB8rBFvZxsgVK8fnGBDsufVJzCfwVtmA8Jxt2j+zuM6d7gwV397rozSKDcHJCc6b/QkQ3D2pyFwlPilU5Y3wCd1Dn8Co68owR0WMFKm072/aPT6FR1ZZ6WbLNJstwVeDcqmSrk8+fbzoUz2rNyqty/juwCorhxQ6EKgCAvErj0WIL/t/lg0Kh7PO7nFBhob8rnam2m7Pba/vgw2etodCNexgIyTIqRvBpTjBx94wbh5InKff/c5THQL6jYAHC9u+To/fyTH/vbwJob28nMWF2FlsXTKl78F40zpFDC1VriIYVsSCuSrZFqy2Rfrr9Vgfkxs+HoiLBpSMr1Len/JDrU/f7wHfmQDBLIeTwZaTvGNOPEfPJnVUBQXNUvIK6Vj7d1X9OPviXdG+tWx4+YLV1C9SPnrF4Q/qT X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(93006095)(93004095)(10201501046)(3002001)(3231382)(944501410)(52105095)(6055026)(148016)(149066)(150057)(6041310)(20161123558120)(20161123564045)(20161123560045)(20161123562045)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(201708071742011)(7699051)(76991095); SRVR:SN4PR0201MB3519; BCL:0; PCL:0; RULEID:; SRVR:SN4PR0201MB3519; X-Microsoft-Exchange-Diagnostics: 1; SN4PR0201MB3519; 4:+t1HBM81TyMhVUPVluOkyFsGsdx9677KJJ0eIB9wa2LOgmjkyNIVr1Q4mmHo4lWy5NFoil2JKjNl2hZaCLSj3JbLDCDdgQeTSjkhLDERLdoUk+IZpgBK+yaOBKZFlwByEO2K5QWlWbzhRPemF9PuNKTXVcTCQaCsMArVWPQB3eLB29VgzrlDetjvGd2iGypt9zZe+av5J9hDUY+wmOb2s6hH/GNif9oZDPmJC9/H7evZCy/aM+AMhabzPRBNG0GxtmC9qVdXeldbSTsXMdueuXSPeytNuOmMkarF+zumOSAnD3dGtZLAriK6/AZGh+Xm X-Forefront-PRVS: 08444C7C87 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; SN4PR0201MB3519; 23:bgmwXMPVCWCMVloPA5sK7YSS+NWigGiTrGPW3se?= =?us-ascii?Q?qyAS78RyxJbgE0L3k7uaWeAne9avmWZ5heDynRBmbQ3B4l1B0Q/XcMouZi2S?= =?us-ascii?Q?2/WuMjNBlJqwEP/aMQGBbNTtO1SSh4o6vuOw50trbdb8gHZpigirhmD3T+Kz?= =?us-ascii?Q?2MO+ohMTUJCZgvIsY7ZKM6u+ukyjFrbCKQLAiBHe3LmJ9mxkDAKVrHz5GscW?= =?us-ascii?Q?TWVmjQISmVJiIvlNlY9rrT9SpUKO4C1LTJ4jzS363QJgUG8KVrSwjWO5rlJT?= =?us-ascii?Q?3Q2dAZK3+oHTU8t6BCSB5jq4lORw6lp2NdyLvRQVXDJvlms9fCpF4iw4ll6r?= =?us-ascii?Q?Ws6U9MjncNcLBtrlplw4E1QPMybX+DbZKl/FRTmxWUhATJga5E1pJVGfFLy/?= =?us-ascii?Q?E20GuSkkYBlX87u28dsBuPbt2W/aMWAvamCuHpOrnsrzTIuviMSfGnP+6Dfw?= =?us-ascii?Q?o2EDLF6KWl4QwN827Ubj1MQYvG1fsGWdc5VfKTB6rBBGAhhVfxnyrisGepe5?= =?us-ascii?Q?o9AJnJWCxQRPPnJbq85Qqi8PW6MWvQ5qg9ytsN0Cec6eaA7UHVGdVzexHjlu?= =?us-ascii?Q?yWT1AE3evP5hHn/mjFBLSa0/cU4RpofyxBPGaN5u3MKXnCD4BQAKFZeqWoW7?= =?us-ascii?Q?dRuo+MqvCJ+43eEnvqey6oQQz5CYkZ1VmCkFyZlTROscLdjCGx5dDOPTS2Ml?= =?us-ascii?Q?OqqQG1uDglJmjKxQkMWNg29EnCySFLyarXN8OsIo3y3QQw9kiBDZ9EJkoEBv?= =?us-ascii?Q?bSmiOhFDnv0Ux8ez36hqjhI97HLopW5yVih4R3ZjdjEW8cwZrrB89TMAHJgF?= =?us-ascii?Q?WSgzItmlUrFjMew/LucOjV7TFERmJIF5qFKi/mbCbimQX33GFuoq1t5vNCgV?= =?us-ascii?Q?avjvgPl4iw9zyf/Rfp7xY9g4wQgLFXm+npPrzNPlR0SNsAlnx0qJnEBYjA0P?= =?us-ascii?Q?T/71POBvdF1H2J1fUqZ/LFgCQbLSqILmC5koZ43cSxX6aR9QqlMLgsJ2dWU/?= =?us-ascii?Q?nBOQUDfqkTMQReCN/ZcsAu3YLoPziLa6XI21AmbWc/M0nMNfIR5gJyX+FZOB?= =?us-ascii?Q?LOVvVlZIBqfdmD/joSjwvC9cKyb+e4yMgtIcwFYSot3M5FgsNpFfyVS/CV7R?= =?us-ascii?Q?vOItF4OpE0VlUPoTxA+KZkQXwxRZ89Et2m6iclYW16Di/seAIsyWpbd0OXCk?= =?us-ascii?Q?Ssvs8XGOa5p4IJ7cUt1eTWqT0jc40KXJmhxacetw1AkdsngbIdjAYBx40oTg?= =?us-ascii?Q?hjE3+oATObljfdG7sun/6cpM571stO5IzWeCg7eCh?= X-Microsoft-Antispam-Message-Info: qq9fHIglNo+3lKdVO8ol3GfOAvgCJ/1dig+ihX25+DW3MtzYB1qYvP4IMpu1s+Ooq6UUMuKQP6reNwcYaJV7KS/l9ePNk9pGLwP7/JDNVIOg6S2b5vQ/jGyJqpqqxU8+wkSvB3UltoIQ6TNdH0bu3uR/usOTSeEhHMkBIZOP/vvviBjrDkgNnAQlsCHGb+32wsGNKin9xYrfb2m87LE5PDItifs15vGZTNzlr6Fi0p6BhWSzkjusy6RSa3QyhItfJF5w/TjXd0lYpd19K1t+sf+L2TD0nKisSKJ0uUIO00taG52JUyi3CnZ5S/ZzSZY4fvu6zfgpubvSG7W1hzk3cpUjakdpMrUOdhy1QnOVyzs= X-Microsoft-Exchange-Diagnostics: 1; SN4PR0201MB3519; 6:en2vsAZUSvwZHHjLD3eq94x6u//CeCUMT9+ZjgPBk9X7In5IHacPGcPBG3L+nDAwMzWtj6oxbLFoH7rjQfmh4HbXV4+aDnIb8yJ+NsuJPkCxDIk7Kuj5w91V8e/CMoARGfgqQjfW6rO+bxNbr9CdnqQjr8DUNp6pBczkZIl5Gzrq0QfECb7TNNDMPylR15ZnyYOtwZ14xsyfwgy7ViBogOnnvCZrx6hH8D6pGTIX7bvo6KOqx8+CoY1fMgsD3/GqaY4ixqFnM2etrleXZU+z0YVNGPtZs+fGNvYJb1XDuePGzWand4dh7Dr7FvtVtrNuHjMZZ57oBCnr2qYQD/TMEhv4ryh/GJYjwg1wrO1/wypfvdwtLIpwnfpcKqGJGqZ9KkkxHqLKBFhzv9CgtOiIip4Ye2Knyl1dUruObZZiEtZOIqgdq+5zx37Buk3oRrIvIi5Il/7z9w5Z6faN4o+R6w==; 5:SFmD6woXiSuotulc3TfJBVkVL86HFSZ7MBcm44HiNWBjVrdtbxODvsrb7oFvC8XPQBOfe8/9baxcuqNHO6lAFyem6eYrgmDx5BPARj5OWy0drL4nCjv/Ciie69xB/rszTUY+ZOa6unaLH6CkER30Eq7aaFxO3avWswLgTpUP4xI=; 7:23Wq89QitrbJWG4oWF2jgqUNpkm/6psNTr8jmbZVYP3xi2UqccEBLFmEr7wW+HNo1CGHU4v4pnGMW/YS+70vk/W1FShBxG3ZaAZuNHvEWTay1/GsGWT8WmPbCNouBKSxmkugPoCA3hfiXgJ/XJM03Q== SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Nov 2018 13:19:38.1504 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 9282770b-9df0-4a99-2ed9-08d640c5d8ce X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.60.100]; Helo=[xsj-pvapsmtpgw02] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: SN4PR0201MB3519 X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy] X-Received-From: 2a01:111:f400:fe4d::623 Subject: [Qemu-devel] [PATCH v5 1/2] hw/arm: versal: Add a model of Xilinx Versal SoC X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: figlesia@xilinx.com, peter.maydell@linaro.org, sstabellini@kernel.org, edgar.iglesias@xilinx.com, sai.pavan.boddu@xilinx.com, frasse.iglesias@gmail.com, alistair@alistair23.me, richard.henderson@linaro.org, frederic.konrad@adacore.com, philmd@redhat.com Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a model of Xilinx Versal SoC. Signed-off-by: Edgar E. Iglesias --- default-configs/aarch64-softmmu.mak | 1 + hw/arm/Makefile.objs | 1 + hw/arm/xlnx-versal.c | 323 ++++++++++++++++++++++++++++ include/hw/arm/xlnx-versal.h | 122 +++++++++++ 4 files changed, 447 insertions(+) create mode 100644 hw/arm/xlnx-versal.c create mode 100644 include/hw/arm/xlnx-versal.h diff --git a/default-configs/aarch64-softmmu.mak b/default-configs/aarch64-= softmmu.mak index 6f790f061a..4ea9add003 100644 --- a/default-configs/aarch64-softmmu.mak +++ b/default-configs/aarch64-softmmu.mak @@ -8,4 +8,5 @@ CONFIG_DDC=3Dy CONFIG_DPCD=3Dy CONFIG_XLNX_ZYNQMP=3Dy CONFIG_XLNX_ZYNQMP_ARM=3Dy +CONFIG_XLNX_VERSAL=3Dy CONFIG_ARM_SMMUV3=3Dy diff --git a/hw/arm/Makefile.objs b/hw/arm/Makefile.objs index 5f88062c66..ec21d9bc1f 100644 --- a/hw/arm/Makefile.objs +++ b/hw/arm/Makefile.objs @@ -26,6 +26,7 @@ obj-$(CONFIG_ALLWINNER_A10) +=3D allwinner-a10.o cubieboa= rd.o obj-$(CONFIG_RASPI) +=3D bcm2835_peripherals.o bcm2836.o raspi.o obj-$(CONFIG_STM32F205_SOC) +=3D stm32f205_soc.o obj-$(CONFIG_XLNX_ZYNQMP_ARM) +=3D xlnx-zynqmp.o xlnx-zcu102.o +obj-$(CONFIG_XLNX_VERSAL) +=3D xlnx-versal.o obj-$(CONFIG_FSL_IMX25) +=3D fsl-imx25.o imx25_pdk.o obj-$(CONFIG_FSL_IMX31) +=3D fsl-imx31.o kzm.o obj-$(CONFIG_FSL_IMX6) +=3D fsl-imx6.o sabrelite.o diff --git a/hw/arm/xlnx-versal.c b/hw/arm/xlnx-versal.c new file mode 100644 index 0000000000..5ee58c09be --- /dev/null +++ b/hw/arm/xlnx-versal.c @@ -0,0 +1,323 @@ +/* + * Xilinx Versal SoC model. + * + * Copyright (c) 2018 Xilinx Inc. + * Written by Edgar E. Iglesias + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 or + * (at your option) any later version. + */ + +#include "qemu/osdep.h" +#include "qapi/error.h" +#include "qemu-common.h" +#include "qemu/log.h" +#include "hw/sysbus.h" +#include "net/net.h" +#include "sysemu/sysemu.h" +#include "sysemu/kvm.h" +#include "hw/arm/arm.h" +#include "kvm_arm.h" +#include "hw/misc/unimp.h" +#include "hw/intc/arm_gicv3_common.h" +#include "hw/arm/xlnx-versal.h" + +#define XLNX_VERSAL_ACPU_TYPE ARM_CPU_TYPE_NAME("cortex-a72") +#define GEM_REVISION 0x40070106 + +static void versal_create_apu_cpus(Versal *s) +{ + int i; + + for (i =3D 0; i < ARRAY_SIZE(s->fpd.apu.cpu); i++) { + Object *obj; + char *name; + + obj =3D object_new(XLNX_VERSAL_ACPU_TYPE); + if (!obj) { + /* Secondary CPUs start in PSCI powered-down state */ + error_report("Unable to create apu.cpu[%d] of type %s", + i, XLNX_VERSAL_ACPU_TYPE); + exit(EXIT_FAILURE); + } + + name =3D g_strdup_printf("apu-cpu[%d]", i); + object_property_add_child(OBJECT(s), name, obj, &error_fatal); + g_free(name); + + object_property_set_int(obj, s->cfg.psci_conduit, + "psci-conduit", &error_abort); + if (i) { + object_property_set_bool(obj, true, + "start-powered-off", &error_abort); + } + + object_property_set_int(obj, ARRAY_SIZE(s->fpd.apu.cpu), + "core-count", &error_abort); + object_property_set_link(obj, OBJECT(&s->fpd.apu.mr), "memory", + &error_abort); + object_property_set_bool(obj, true, "realized", &error_fatal); + s->fpd.apu.cpu[i] =3D ARM_CPU(obj); + } +} + +static void versal_create_apu_gic(Versal *s, qemu_irq *pic) +{ + static const uint64_t addrs[] =3D { + MM_GIC_APU_DIST_MAIN, + MM_GIC_APU_REDIST_0 + }; + SysBusDevice *gicbusdev; + DeviceState *gicdev; + int nr_apu_cpus =3D ARRAY_SIZE(s->fpd.apu.cpu); + int i; + + sysbus_init_child_obj(OBJECT(s), "apu-gic", + &s->fpd.apu.gic, sizeof(s->fpd.apu.gic), + gicv3_class_name()); + gicbusdev =3D SYS_BUS_DEVICE(&s->fpd.apu.gic); + gicdev =3D DEVICE(&s->fpd.apu.gic); + qdev_prop_set_uint32(gicdev, "revision", 3); + qdev_prop_set_uint32(gicdev, "num-cpu", 2); + qdev_prop_set_uint32(gicdev, "num-irq", XLNX_VERSAL_NR_IRQS + 32); + qdev_prop_set_uint32(gicdev, "len-redist-region-count", 1); + qdev_prop_set_uint32(gicdev, "redist-region-count[0]", 2); + qdev_prop_set_bit(gicdev, "has-security-extensions", true); + + object_property_set_bool(OBJECT(&s->fpd.apu.gic), true, "realized", + &error_fatal); + + for (i =3D 0; i < ARRAY_SIZE(addrs); i++) { + MemoryRegion *mr; + + mr =3D sysbus_mmio_get_region(gicbusdev, i); + memory_region_add_subregion(&s->fpd.apu.mr, addrs[i], mr); + } + + for (i =3D 0; i < nr_apu_cpus; i++) { + DeviceState *cpudev =3D DEVICE(s->fpd.apu.cpu[i]); + int ppibase =3D XLNX_VERSAL_NR_IRQS + i * GIC_INTERNAL + GIC_NR_SG= IS; + qemu_irq maint_irq; + int ti; + /* Mapping from the output timer irq lines from the CPU to the + * GIC PPI inputs. + */ + const int timer_irq[] =3D { + [GTIMER_PHYS] =3D VERSAL_TIMER_NS_EL1_IRQ, + [GTIMER_VIRT] =3D VERSAL_TIMER_VIRT_IRQ, + [GTIMER_HYP] =3D VERSAL_TIMER_NS_EL2_IRQ, + [GTIMER_SEC] =3D VERSAL_TIMER_S_EL1_IRQ, + }; + + for (ti =3D 0; ti < ARRAY_SIZE(timer_irq); ti++) { + qdev_connect_gpio_out(cpudev, ti, + qdev_get_gpio_in(gicdev, + ppibase + timer_irq[ti]= )); + } + maint_irq =3D qdev_get_gpio_in(gicdev, + ppibase + VERSAL_GIC_MAINT_IRQ); + qdev_connect_gpio_out_named(cpudev, "gicv3-maintenance-interrupt", + 0, maint_irq); + sysbus_connect_irq(gicbusdev, i, qdev_get_gpio_in(cpudev, ARM_CPU_= IRQ)); + sysbus_connect_irq(gicbusdev, i + nr_apu_cpus, + qdev_get_gpio_in(cpudev, ARM_CPU_FIQ)); + sysbus_connect_irq(gicbusdev, i + 2 * nr_apu_cpus, + qdev_get_gpio_in(cpudev, ARM_CPU_VIRQ)); + sysbus_connect_irq(gicbusdev, i + 3 * nr_apu_cpus, + qdev_get_gpio_in(cpudev, ARM_CPU_VFIQ)); + } + + for (i =3D 0; i < XLNX_VERSAL_NR_IRQS; i++) { + pic[i] =3D qdev_get_gpio_in(gicdev, i); + } +} + +static void versal_create_uarts(Versal *s, qemu_irq *pic) +{ + int i; + + for (i =3D 0; i < ARRAY_SIZE(s->lpd.iou.uart); i++) { + static const int irqs[] =3D { VERSAL_UART0_IRQ_0, VERSAL_UART1_IRQ= _0}; + static const uint64_t addrs[] =3D { MM_UART0, MM_UART1 }; + char *name =3D g_strdup_printf("uart%d", i); + DeviceState *dev; + MemoryRegion *mr; + + dev =3D qdev_create(NULL, "pl011"); + s->lpd.iou.uart[i] =3D SYS_BUS_DEVICE(dev); + qdev_prop_set_chr(dev, "chardev", serial_hd(i)); + object_property_add_child(OBJECT(s), name, OBJECT(dev), &error_fat= al); + qdev_init_nofail(dev); + + mr =3D sysbus_mmio_get_region(s->lpd.iou.uart[i], 0); + memory_region_add_subregion(&s->mr_ps, addrs[i], mr); + + sysbus_connect_irq(s->lpd.iou.uart[i], 0, pic[irqs[i]]); + g_free(name); + } +} + +static void versal_create_gems(Versal *s, qemu_irq *pic) +{ + int i; + + for (i =3D 0; i < ARRAY_SIZE(s->lpd.iou.gem); i++) { + static const int irqs[] =3D { VERSAL_GEM0_IRQ_0, VERSAL_GEM1_IRQ_0= }; + static const uint64_t addrs[] =3D { MM_GEM0, MM_GEM1 }; + char *name =3D g_strdup_printf("gem%d", i); + NICInfo *nd =3D &nd_table[i]; + DeviceState *dev; + MemoryRegion *mr; + + dev =3D qdev_create(NULL, "cadence_gem"); + s->lpd.iou.gem[i] =3D SYS_BUS_DEVICE(dev); + object_property_add_child(OBJECT(s), name, OBJECT(dev), &error_fat= al); + if (nd->used) { + qemu_check_nic_model(nd, "cadence_gem"); + qdev_set_nic_properties(dev, nd); + } + object_property_set_int(OBJECT(s->lpd.iou.gem[i]), + 2, "num-priority-queues", + &error_abort); + object_property_set_link(OBJECT(s->lpd.iou.gem[i]), + OBJECT(&s->mr_ps), "dma", + &error_abort); + qdev_init_nofail(dev); + + mr =3D sysbus_mmio_get_region(s->lpd.iou.gem[i], 0); + memory_region_add_subregion(&s->mr_ps, addrs[i], mr); + + sysbus_connect_irq(s->lpd.iou.gem[i], 0, pic[irqs[i]]); + g_free(name); + } +} + +/* This takes the board allocated linear DDR memory and creates aliases + * for each split DDR range/aperture on the Versal address map. + */ +static void versal_map_ddr(Versal *s) +{ + uint64_t size =3D memory_region_size(s->cfg.mr_ddr); + /* Describes the various split DDR access regions. */ + static const struct { + uint64_t base; + uint64_t size; + } addr_ranges[] =3D { + { MM_TOP_DDR, MM_TOP_DDR_SIZE }, + { MM_TOP_DDR_2, MM_TOP_DDR_2_SIZE }, + { MM_TOP_DDR_3, MM_TOP_DDR_3_SIZE }, + { MM_TOP_DDR_4, MM_TOP_DDR_4_SIZE } + }; + uint64_t offset =3D 0; + int i; + + assert(ARRAY_SIZE(addr_ranges) =3D=3D ARRAY_SIZE(s->noc.mr_ddr_ranges)= ); + for (i =3D 0; i < ARRAY_SIZE(addr_ranges) && size; i++) { + char *name; + uint64_t mapsize; + + mapsize =3D size < addr_ranges[i].size ? size : addr_ranges[i].siz= e; + name =3D g_strdup_printf("noc-ddr-range%d", i); + /* Create the MR alias. */ + memory_region_init_alias(&s->noc.mr_ddr_ranges[i], OBJECT(s), + name, s->cfg.mr_ddr, + offset, mapsize); + + /* Map it onto the NoC MR. */ + memory_region_add_subregion(&s->mr_ps, addr_ranges[i].base, + &s->noc.mr_ddr_ranges[i]); + offset +=3D mapsize; + size -=3D mapsize; + g_free(name); + } +} + +static void versal_unimp_area(Versal *s, const char *name, + MemoryRegion *mr, + hwaddr base, hwaddr size) +{ + DeviceState *dev =3D qdev_create(NULL, TYPE_UNIMPLEMENTED_DEVICE); + MemoryRegion *mr_dev; + + qdev_prop_set_string(dev, "name", name); + qdev_prop_set_uint64(dev, "size", size); + object_property_add_child(OBJECT(s), name, OBJECT(dev), &error_fatal); + qdev_init_nofail(dev); + + mr_dev =3D sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0); + memory_region_add_subregion(mr, base, mr_dev); +} + +static void versal_unimp(Versal *s) +{ + versal_unimp_area(s, "psm", &s->mr_ps, + MM_PSM_START, MM_PSM_END - MM_PSM_START); + versal_unimp_area(s, "crl", &s->mr_ps, + MM_CRL, MM_CRL_SIZE); + versal_unimp_area(s, "crf", &s->mr_ps, + MM_FPD_CRF, MM_FPD_CRF_SIZE); + versal_unimp_area(s, "iou-scntr", &s->mr_ps, + MM_IOU_SCNTR, MM_IOU_SCNTR_SIZE); + versal_unimp_area(s, "iou-scntr-seucre", &s->mr_ps, + MM_IOU_SCNTRS, MM_IOU_SCNTRS_SIZE); +} + +static void versal_realize(DeviceState *dev, Error **errp) +{ + Versal *s =3D XLNX_VERSAL(dev); + qemu_irq pic[XLNX_VERSAL_NR_IRQS]; + + versal_create_apu_cpus(s); + versal_create_apu_gic(s, pic); + versal_create_uarts(s, pic); + versal_create_gems(s, pic); + versal_map_ddr(s); + versal_unimp(s); + + /* Create the On Chip Memory (OCM). */ + memory_region_init_ram(&s->lpd.mr_ocm, OBJECT(s), "ocm", + MM_OCM_SIZE, &error_fatal); + + memory_region_add_subregion_overlap(&s->mr_ps, MM_OCM, &s->lpd.mr_ocm,= 0); + memory_region_add_subregion_overlap(&s->fpd.apu.mr, 0, &s->mr_ps, 0); +} + +static void versal_init(Object *obj) +{ + Versal *s =3D XLNX_VERSAL(obj); + + memory_region_init(&s->fpd.apu.mr, obj, "mr-apu", UINT64_MAX); + memory_region_init(&s->mr_ps, obj, "mr-ps-switch", UINT64_MAX); +} + +static Property versal_properties[] =3D { + DEFINE_PROP_LINK("ddr", Versal, cfg.mr_ddr, TYPE_MEMORY_REGION, + MemoryRegion *), + DEFINE_PROP_UINT32("psci-conduit", Versal, cfg.psci_conduit, 0), + DEFINE_PROP_END_OF_LIST() +}; + +static void versal_class_init(ObjectClass *klass, void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(klass); + + dc->realize =3D versal_realize; + dc->props =3D versal_properties; + /* No VMSD since we haven't got any top-level SoC state to save. */ +} + +static const TypeInfo versal_info =3D { + .name =3D TYPE_XLNX_VERSAL, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(Versal), + .instance_init =3D versal_init, + .class_init =3D versal_class_init, +}; + +static void versal_register_types(void) +{ + type_register_static(&versal_info); +} + +type_init(versal_register_types); diff --git a/include/hw/arm/xlnx-versal.h b/include/hw/arm/xlnx-versal.h new file mode 100644 index 0000000000..9da621e4b6 --- /dev/null +++ b/include/hw/arm/xlnx-versal.h @@ -0,0 +1,122 @@ +/* + * Model of the Xilinx Versal + * + * Copyright (c) 2018 Xilinx Inc. + * Written by Edgar E. Iglesias + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 or + * (at your option) any later version. + */ + +#ifndef XLNX_VERSAL_H +#define XLNX_VERSAL_H + +#include "hw/sysbus.h" +#include "hw/arm/arm.h" +#include "hw/intc/arm_gicv3.h" + +#define TYPE_XLNX_VERSAL "xlnx-versal" +#define XLNX_VERSAL(obj) OBJECT_CHECK(Versal, (obj), TYPE_XLNX_VERSAL) + +#define XLNX_VERSAL_NR_ACPUS 2 +#define XLNX_VERSAL_NR_UARTS 2 +#define XLNX_VERSAL_NR_GEMS 2 +#define XLNX_VERSAL_NR_IRQS 256 + +typedef struct Versal { + /*< private >*/ + SysBusDevice parent_obj; + + /*< public >*/ + struct { + struct { + MemoryRegion mr; + ARMCPU *cpu[XLNX_VERSAL_NR_ACPUS]; + GICv3State gic; + } apu; + } fpd; + + MemoryRegion mr_ps; + + struct { + /* 4 ranges to access DDR. */ + MemoryRegion mr_ddr_ranges[4]; + } noc; + + struct { + MemoryRegion mr_ocm; + + struct { + SysBusDevice *uart[XLNX_VERSAL_NR_UARTS]; + SysBusDevice *gem[XLNX_VERSAL_NR_GEMS]; + } iou; + } lpd; + + struct { + MemoryRegion *mr_ddr; + uint32_t psci_conduit; + } cfg; +} Versal; + +/* Memory-map and IRQ definitions. Copied a subset from + * auto-generated files. */ + +#define VERSAL_GIC_MAINT_IRQ 9 +#define VERSAL_TIMER_VIRT_IRQ 11 +#define VERSAL_TIMER_S_EL1_IRQ 13 +#define VERSAL_TIMER_NS_EL1_IRQ 14 +#define VERSAL_TIMER_NS_EL2_IRQ 10 + +#define VERSAL_UART0_IRQ_0 18 +#define VERSAL_UART1_IRQ_0 19 +#define VERSAL_GEM0_IRQ_0 56 +#define VERSAL_GEM0_WAKE_IRQ_0 57 +#define VERSAL_GEM1_IRQ_0 58 +#define VERSAL_GEM1_WAKE_IRQ_0 59 + +/* Architecturally eserved IRQs suitable for virtualization. */ +#define VERSAL_RSVD_HIGH_IRQ_FIRST 160 +#define VERSAL_RSVD_HIGH_IRQ_LAST 255 + +#define MM_TOP_RSVD 0xa0000000U +#define MM_TOP_RSVD_SIZE 0x4000000 +#define MM_GIC_APU_DIST_MAIN 0xf9000000U +#define MM_GIC_APU_DIST_MAIN_SIZE 0x10000 +#define MM_GIC_APU_REDIST_0 0xf9080000U +#define MM_GIC_APU_REDIST_0_SIZE 0x80000 + +#define MM_UART0 0xff000000U +#define MM_UART0_SIZE 0x10000 +#define MM_UART1 0xff010000U +#define MM_UART1_SIZE 0x10000 + +#define MM_GEM0 0xff0c0000U +#define MM_GEM0_SIZE 0x10000 +#define MM_GEM1 0xff0d0000U +#define MM_GEM1_SIZE 0x10000 + +#define MM_OCM 0xfffc0000U +#define MM_OCM_SIZE 0x40000 + +#define MM_TOP_DDR 0x0 +#define MM_TOP_DDR_SIZE 0x80000000U +#define MM_TOP_DDR_2 0x800000000ULL +#define MM_TOP_DDR_2_SIZE 0x800000000ULL +#define MM_TOP_DDR_3 0xc000000000ULL +#define MM_TOP_DDR_3_SIZE 0x4000000000ULL +#define MM_TOP_DDR_4 0x10000000000ULL +#define MM_TOP_DDR_4_SIZE 0xb780000000ULL + +#define MM_PSM_START 0xffc80000U +#define MM_PSM_END 0xffcf0000U + +#define MM_CRL 0xff5e0000U +#define MM_CRL_SIZE 0x300000 +#define MM_IOU_SCNTR 0xff130000U +#define MM_IOU_SCNTR_SIZE 0x10000 +#define MM_IOU_SCNTRS 0xff140000U +#define MM_IOU_SCNTRS_SIZE 0x10000 +#define MM_FPD_CRF 0xfd1a0000U +#define MM_FPD_CRF_SIZE 0x140000 +#endif --=20 2.17.1 From nobody Sun May 5 08:03:15 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (208.118.235.17 [208.118.235.17]) by mx.zohomail.com with SMTPS id 1541164941681269.2405820015107; Fri, 2 Nov 2018 06:22:21 -0700 (PDT) Received: from localhost ([::1]:51667 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gIZOv-0001Wh-DD for importer@patchew.org; Fri, 02 Nov 2018 09:22:13 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:52675) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1gIZMx-0000US-P4 for qemu-devel@nongnu.org; Fri, 02 Nov 2018 09:20:24 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1gIZMp-0003AD-I7 for qemu-devel@nongnu.org; Fri, 02 Nov 2018 09:20:10 -0400 Received: from mail-dm3nam03on0072.outbound.protection.outlook.com ([104.47.41.72]:21108 helo=NAM03-DM3-obe.outbound.protection.outlook.com) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32) (Exim 4.71) (envelope-from ) id 1gIZMU-0002lq-Ur; Fri, 02 Nov 2018 09:19:43 -0400 Received: from BL0PR02CA0013.namprd02.prod.outlook.com (2603:10b6:207:3c::26) by DM5PR0201MB3511.namprd02.prod.outlook.com (2603:10b6:4:77::11) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.1294.23; Fri, 2 Nov 2018 13:19:40 +0000 Received: from SN1NAM02FT050.eop-nam02.prod.protection.outlook.com (2a01:111:f400:7e44::204) by BL0PR02CA0013.outlook.office365.com (2603:10b6:207:3c::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id 15.20.1250.30 via Frontend Transport; Fri, 2 Nov 2018 13:19:39 +0000 Received: from xsj-pvapsmtpgw01 (149.199.60.83) by SN1NAM02FT050.mail.protection.outlook.com (10.152.72.128) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.20.1294.14 via Frontend Transport; Fri, 2 Nov 2018 13:19:37 +0000 Received: from unknown-38-66.xilinx.com ([149.199.38.66] helo=xsj-pvapsmtp01) by xsj-pvapsmtpgw01 with esmtp (Exim 4.63) (envelope-from ) id 1gIZMP-0004nm-I1; Fri, 02 Nov 2018 06:19:37 -0700 Received: from [127.0.0.1] (helo=localhost) by xsj-pvapsmtp01 with smtp (Exim 4.63) (envelope-from ) id 1gIZMK-0007dW-D3; Fri, 02 Nov 2018 06:19:32 -0700 Received: from xsj-pvapsmtp01 (xsj-pvapsmtp01.xilinx.com [149.199.38.66]) by xsj-smtp-dlp1.xlnx.xilinx.com (8.13.8/8.13.1) with ESMTP id wA2DJTGM021870; Fri, 2 Nov 2018 06:19:29 -0700 Received: from [10.71.119.87] (helo=xsjedgari31.xlnx.xilinx.com) by xsj-pvapsmtp01 with esmtp (Exim 4.63) (envelope-from ) id 1gIZMF-0007bx-Bf; Fri, 02 Nov 2018 06:19:29 -0700 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=xilinx.onmicrosoft.com; s=selector1-xilinx-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Z2myz22V4wIDSIY+XRzH2uFX58T4j0CLATkQ93bUhVs=; b=KOBT45/oCUxd5cEhaAKVnZrjB3nCamrXzoAFQjNLJj0jHI2RKjLQmzmx6jRKf5qCRHYAcZcCvHY3oM0T8xXo2BPIGU4Cc9LZO75sVAPvxllwiH54e3XiT/YfuJ1LC4Yw6rLZXJ/+G3rbXVO/IFbmwnfBIOIEB4VlrWICEV84fEQ= Authentication-Results: spf=temperror (sender IP is 149.199.60.83) smtp.mailfrom=xilinx.com; kernel.org; dkim=none (message not signed) header.d=none; kernel.org; dmarc=temperror action=none header.from=xilinx.com; Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: TempError (protection.outlook.com: error in processing during lookup of xilinx.com: DNS Timeout) From: "Edgar E. Iglesias" To: , Date: Fri, 2 Nov 2018 14:19:13 +0100 Message-ID: <20181102131913.1535-3-edgar.iglesias@xilinx.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181102131913.1535-1-edgar.iglesias@xilinx.com> References: <20181102131913.1535-1-edgar.iglesias@xilinx.com> X-RCIS-Action: ALLOW X-TM-AS-Product-Ver: IMSS-7.1.0.1224-8.2.0.1013-23620.005 X-TM-AS-User-Approved-Sender: Yes;Yes X-EOPAttributedMessage: 0 X-MS-Office365-Filtering-HT: Tenant X-Forefront-Antispam-Report: CIP:149.199.60.83; IPV:NLI; CTRY:US; EFV:NLI; SFV:NSPM; SFS:(10009020)(136003)(376002)(39850400004)(396003)(346002)(2980300002)(189003)(199004)(63370400001)(63350400001)(39060400002)(36756003)(305945005)(106002)(336012)(426003)(4326008)(77096007)(26005)(14444005)(2906002)(476003)(51416003)(7696005)(107886003)(2616005)(126002)(486006)(11346002)(5024004)(1076002)(446003)(48376002)(50466002)(356004)(6666004)(110136005)(54906003)(106466001)(16586007)(36386004)(50226002)(5660300001)(316002)(63266004)(9786002)(4744004)(76176011)(186003)(478600001)(47776003)(81166006)(81156014)(8676002)(8936002)(2004002)(107986001); DIR:OUT; SFP:1101; SCL:1; SRVR:DM5PR0201MB3511; H:xsj-pvapsmtpgw01; FPR:; SPF:TempError; LANG:en; PTR:unknown-60-83.xilinx.com; MX:1; A:1; X-Microsoft-Exchange-Diagnostics: 1; SN1NAM02FT050; 1:EHurqmo57UFPQsyuY+PlQN36dz+fOIVOyqvBGAlj890q4o5Ix/2lqVjurni1JOLwYSTwmffxuaMFjsgvS4QnyiJSCWZfu/DCEENoaZTEwCtBx7eIxBX5bW50s2zeVjH1 MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id: f562f2a6-f8f7-48b7-dd3f-08d640c5d755 X-Microsoft-Antispam: BCL:0; PCL:0; RULEID:(7020095)(4652040)(8989299)(5600074)(711020)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(2017052603328)(7153060); SRVR:DM5PR0201MB3511; X-Microsoft-Exchange-Diagnostics: 1; DM5PR0201MB3511; 3:18oHCoc0Azt8ygtu8rRz0WEPLn6D5+uLJCGNQcsa6MtglBDVsfNJLBfhTuJTIXC6ZM12rMKxPqRKFp/FKsO+kmXmeRzz2Oq2x+FgDka71WKmp69Eg83CN+SQLIaS1XRhq8FT9jBsyyBIC3fxV82RPUd1bKmc7KJ5a74YzSDhIM8CCcsYfpKyzax3+f5PVX2OjPWd4mtP/t/idzBzfoGILOqpBaGB8r6JvkFuXSQTIkP4aABbheTmAaDx1fpz48QTSxTn474ISXzmp09f+nYRJirECwExiA8QbZrhd5xByv2dGAOPskDnatGlGsu4bojEym+Qf6wYf3TNmtUvPpJQ3epcV6sJKRllkMiFGXAfGio=; 25:uvS4YwdPoTzfw2MNc24OGWo8zO52ak1A/1r1Fg+oLgT6mO12DM7nC28QNGMLzq5hYFsL02FVGVp4yMwRvyOybkStyEP5MqsAjD6hdFqzanQV0Gk4ROXVSwssjhxJ/O6se8fzOaLX+ltrzegrSAz86/9PnxzvwEapel7IGeqXHHt9miiq20ETD94HDzXyXSv2wZNlohY0W9TRZsRiqPa1dpQrUbtzje0lZusfL+d6+/M/3guCKB4lt05+6R0aXB5zk3StGv29rAnIc4FS+YpuDpoeVJ+MLa/IWn4/MOBqUz/hjRlLF19rSEl6++w+HwDcsXUgXmKgSmpsCvizkcJe+A== X-MS-TrafficTypeDiagnostic: DM5PR0201MB3511: X-Microsoft-Exchange-Diagnostics: 1; DM5PR0201MB3511; 31:2vKgS3AttlZkPawQKp6gFx0vxUCruQrCDYo+J6jJHM6YRxfuh3x/TiiwRamgjsukMJaFW1Acbd5D4ZNLJtqLt8p/m5MSgU5L6CcfOhAev7E3YS5/YoZNUBmVAFdk8MYJFMdxw4ggLGxdA4WKCCl8tyF3xXWZk8ZoeMIpDz9m7ToF0Y7Ld5jfSL3oetpq+8Vh7H2qWYs1hwuBR5A9A578I7GUYy3z7Gbf3yjxUkwlaxY=; 20:9ETxdQjNd/uUh8FDOrBthsWQSHQcOQgDXfK4HDkfxcDQ2WEi7WN4uVLW0w0LIjL4ErJLldD+BrFXGLongTzIs7iOgD7WXKcRqmDIGbFPExiPG3eQUtW1rlqNq5w75GaGG6j2od0WejrRMsZcW8kPg/lcgew8RGjtsVmNPTEDWZkfk8L9k5xSeyQj6G3H1No9lUjNr9KeYbR1+37n6HIdQNfRz1AFG0oq6guxWwQQsk8ITDXh8JrsW2szu8/FOWmxHrO3ns1oaLR+zDGvtt4MzHDpQ99ngjJP/g/wEHFWqsrBiZGd/RF7GQSZ+aYFdKave8Mr43ujXJHOTVa/jcI8FRxqO2SdrYHePxIkKWDydKAzhRc9Mz7tjswuI3fJucGji60VlWlJgw5z5zX/Vp9iirgY3JE3ycnfP1jdnun4gbKyB4Me1Q7mlyOduKjCUHPO4QEVfMw68rxW03U1O5q+oHofPGwuVH4cQ/7uN0wZRZ9a+c4/gDXaTdVWjbPQuwzK X-Auto-Response-Suppress: DR, RN, NRN, OOF, AutoReply X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(192813158149592); X-MS-Exchange-SenderADCheck: 1 X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(8211001083)(6040522)(2401047)(8121501046)(5005006)(3231382)(944501410)(52105095)(3002001)(10201501046)(93006095)(93001095)(6055026)(148016)(149066)(150057)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123564045)(20161123560045)(20161123562045)(20161123558120)(201708071742011)(7699051)(76991095); SRVR:DM5PR0201MB3511; BCL:0; PCL:0; RULEID:; SRVR:DM5PR0201MB3511; X-Microsoft-Exchange-Diagnostics: 1; DM5PR0201MB3511; 4:7mBpKLogiaj+wLpWswJksfxNz/yVDXig3HPScSe2E2kJiDUrkwH7wIRNvkk45MD1h9NFbxlOPo8lPYixFsof7JIjua7hPPLpkXOZ0/aQ/0RpLIK+RVIhY9Hzyg7nn+Y5ZzrvYDwaDm4oLBdh97tMTXqsBYgtG7JLlxYTF3gNolzau7F7QqNviaaj8s726uYP+0Z0+OwhCaL+DAO9LqvWn9+4t2om1/bN/NZmQfNNqrcuP716ZektlTUSJiGcaHTkYzL5MO6/8baeEJEJSsrakah/4fhQufThiMrIJ0I74H0pXTEerHbTf9Uk2MTTzXLQ X-Forefront-PRVS: 08444C7C87 X-Microsoft-Exchange-Diagnostics: =?us-ascii?Q?1; DM5PR0201MB3511; 23:fc/VwepsT5uMEpo59o8Sjo346I7d7TbzqhHYAeW?= =?us-ascii?Q?pIHkHpMREudL75WsEKvToQN01PeJXkmLH3JxSH5g7xHOcxlwXitX51mX/9Rk?= =?us-ascii?Q?h0t0AA8KfJEwu6Sa5HNBT9CJJG/nEOsSG3OzJRt0Wggr/kfN4OlEiJx/llC0?= =?us-ascii?Q?PkKsbC1+iLBsuHZeaJNqJ9JzOlm9RJDATR5bzcFQc0gOSHvadxITqNbIM2lC?= =?us-ascii?Q?fnKj95CEgjRNiAxHBo05WnoBgQJNHCQbk6FziVgfmZKl2oKgQ0lRMf2iWMbS?= =?us-ascii?Q?/l4QOW4K9zIzDG5gzcIy++jO2pWbtWQRt1xtjly5y5pf1qONl09S39XLDhv0?= =?us-ascii?Q?ZudMxXV2mhDmYrX8GTlvuYay44jWa38lNubo2WtcH5untfX+jGbm0dYgnBKI?= =?us-ascii?Q?mVLNqkSHWTFdIdBEFQtM1XItdroqZbc2HOkbyTPSUZazs3vWWd4u33DmHn0J?= =?us-ascii?Q?DncPxsLHE+gR2Yrvv4AcpgH/Ep9c0tltWq21r/MnTHfBCSwFHPbhD8ZmFspZ?= =?us-ascii?Q?tANnSJXKVCZrEJdKKGbrhubbLxdR1fhNSZjw/pDU8OuM2Q9vUrfEXP16GH46?= =?us-ascii?Q?7K7K7jOfheNfSPQ54GnQEOnBQjExEUTfpxEtLBqRqF9z/a63f1zINquG9xqO?= =?us-ascii?Q?UeGK2Pyjl/33Zur3WybFmOu4F9pwmMA0JO/UL7b+SPJltu+L3ROmivYeDn6x?= =?us-ascii?Q?Ov36zw07RoNtnIhgtTWHT01fPi6h+s7pkUZdWoqtOaDxLSFQF3ifkO4gmtE7?= =?us-ascii?Q?9rXK01LIplYeKcV91+EOykoyrhKA1WWeZE6tQ295Hf81VvsSw5irD1eFZIhN?= =?us-ascii?Q?C0j5cvqGKvUbNrrcXMcc6V2Re0K1UZxlFXpSZKuEb6VPkuVECYMB5nGon0Xa?= =?us-ascii?Q?m7JNTr4lpFjTkzeRsv3pmhI1l94Kvx8qsPtr3B2AWczKtuqifDyU9YZ+/hQF?= =?us-ascii?Q?lDV2aauz6mIkXLLAqzIOGz0HOc7Gqc+yaaDU7+0cyEkA8IweG34japkv6xP7?= =?us-ascii?Q?ouRQ5Z6l4t/7PretXdBwz7Bgl+9TLtreloe7D4un4lR1nkJcESRvkp/ivr1j?= =?us-ascii?Q?EbEG5Tk9XHnam7qiDg7+L4udyaEW957xGxLRv5tDWE3kiClfv6Uxx9X4bfuh?= =?us-ascii?Q?Yw4lF4Cv8iTaxjvQ0QmRzE/fZDPH4mTCBav2EXmrgJO5OxhRrjEFKuwCuqh2?= =?us-ascii?Q?EdigB+ErzL9793LDkW0S+Mh9YH9vaVg/bUYlfJddqNYZAPbw0XFMtb7FMSZi?= =?us-ascii?Q?mEViac9o5bdE5ZkasJUzIy0sajB1mPCbyJYwIcd20?= X-Microsoft-Antispam-Message-Info: zlTaSGkDqoPP9phg8eDXMruy70ZtbcESAMP1LF3Rwuf+UIe44uwQ5uq47lBU9xOXrDwXl3qp8s+MDja7OxozG5TIzHQJHgSIOuJlji3nMxQLngHYTne23/MaLnIj8WXgSaZn2n+UnLvhmUnw0GYyp7qQVBCYlhETZGKSETMvq3syXmqT6RqvTOlPXJcbLDtOJ6qFIbCmo+0NE6GSK65LeuJyUPzsXjX8XQ24iCKgaWdnjP0VPktHYPtyI0PPSuT34ao4KIJmsrCyfphYljuCQemU7//dMGk1tAwknpkTyn3WFVi6LqDSi1Hx+xwAuT924kw0Mf0967xtok/TEobtQy/zbh1BkhYbBZ7OQud+lRc= X-Microsoft-Exchange-Diagnostics: 1; DM5PR0201MB3511; 6:o1BoUH6ISMwhYp7j7kaX5BqhatL3k7COZaQidpYW82lyYIniPi85RSxRbGuOOxTXhe/fxkzSqHTra5h0NvspP7ZOA4nCso23TalXO5EqL1MKQ43wAaN7TqDtEOQL/A2tGXOzYWMVEDYC2G0x5lkm+l4cYF+ddWn2dNDedOiFcnAGRQ6bZmxk0eYkYUMUPlHik7WjiAXl7WRdz1CBDgjFQ3jO7k3rjPNcl1zDAdx3QeKUIhLZNSnwJAA4ySaxeLfgobu/pnQT/LuExpunfvJxl81VR14tTGUX2j5Z4YChmySQc7QoqUBQDrm0EXXZfayWPVOqsylWdDkx/chWvP00cKHRFK2JToL7oxUJO61b0A1VAazllON77WedJ1h6ZEn0o90jfxYY+AsaHPOZiExLptQCY29kYuaygbBMwsFQKO1yQxPTHbxfFxm5xxBeRmxY/yLOUXRwo9X61IEIyq9/MQ==; 5:ho0u5n9mSF1UfoP4VnohjNfE32ZPSCZqOqow1AOJwm4wOEMHeHfmtYAcmmGjddJ4adf94g8uJakvEQbYdn4yPRd4wlE87cW0QpCL6uFDbkQxYkvTc3MaVjW90SeAUTeFXkkv60TfuWYWGQL78vTWK5CF3uYXMGP2XuyOKJq//Hk=; 7:b5C7/xtm2riabE0nhKHWh0+B/OR3cuBK+7KPl+PdAYPXL3ox16sW8pLtVIToFLKJ85xB2Oy1lSuqLgpfb/eXwvNM33xEADVe003OmqizpgX2pSPr+HL50Wbpj14C9l3rEFl/bKMtQIS+9NXz9Wh2Pw== SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: xilinx.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Nov 2018 13:19:37.9654 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: f562f2a6-f8f7-48b7-dd3f-08d640c5d755 X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c; Ip=[149.199.60.83]; Helo=[xsj-pvapsmtpgw01] X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM5PR0201MB3511 X-detected-operating-system: by eggs.gnu.org: Windows 7 or 8 [fuzzy] X-Received-From: 104.47.41.72 Subject: [Qemu-devel] [PATCH v5 2/2] hw/arm: versal: Add a virtual Xilinx Versal board X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: figlesia@xilinx.com, peter.maydell@linaro.org, sstabellini@kernel.org, edgar.iglesias@xilinx.com, sai.pavan.boddu@xilinx.com, frasse.iglesias@gmail.com, alistair@alistair23.me, richard.henderson@linaro.org, frederic.konrad@adacore.com, philmd@redhat.com Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable Content-Type: text/plain; charset="utf-8" Add a virtual Xilinx Versal board. This board is based on the Xilinx Versal SoC. The exact details of what peripherals are attached to this board will remain in control of QEMU. QEMU will generate an FDT on the fly for Linux and other software to auto-discover peripherals. Signed-off-by: Edgar E. Iglesias --- hw/arm/Makefile.objs | 2 +- hw/arm/xlnx-versal-virt.c | 494 ++++++++++++++++++++++++++++++++++++++ 2 files changed, 495 insertions(+), 1 deletion(-) create mode 100644 hw/arm/xlnx-versal-virt.c diff --git a/hw/arm/Makefile.objs b/hw/arm/Makefile.objs index ec21d9bc1f..50c7b4a927 100644 --- a/hw/arm/Makefile.objs +++ b/hw/arm/Makefile.objs @@ -26,7 +26,7 @@ obj-$(CONFIG_ALLWINNER_A10) +=3D allwinner-a10.o cubieboa= rd.o obj-$(CONFIG_RASPI) +=3D bcm2835_peripherals.o bcm2836.o raspi.o obj-$(CONFIG_STM32F205_SOC) +=3D stm32f205_soc.o obj-$(CONFIG_XLNX_ZYNQMP_ARM) +=3D xlnx-zynqmp.o xlnx-zcu102.o -obj-$(CONFIG_XLNX_VERSAL) +=3D xlnx-versal.o +obj-$(CONFIG_XLNX_VERSAL) +=3D xlnx-versal.o xlnx-versal-virt.o obj-$(CONFIG_FSL_IMX25) +=3D fsl-imx25.o imx25_pdk.o obj-$(CONFIG_FSL_IMX31) +=3D fsl-imx31.o kzm.o obj-$(CONFIG_FSL_IMX6) +=3D fsl-imx6.o sabrelite.o diff --git a/hw/arm/xlnx-versal-virt.c b/hw/arm/xlnx-versal-virt.c new file mode 100644 index 0000000000..1e31a3f442 --- /dev/null +++ b/hw/arm/xlnx-versal-virt.c @@ -0,0 +1,494 @@ +/* + * Xilinx Versal Virtual board. + * + * Copyright (c) 2018 Xilinx Inc. + * Written by Edgar E. Iglesias + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 or + * (at your option) any later version. + */ + +#include "qemu/osdep.h" +#include "qemu/log.h" +#include "qemu/error-report.h" +#include "qapi/error.h" +#include "sysemu/device_tree.h" +#include "exec/address-spaces.h" +#include "hw/boards.h" +#include "hw/sysbus.h" +#include "hw/arm/sysbus-fdt.h" +#include "hw/arm/fdt.h" +#include "cpu.h" +#include "hw/arm/xlnx-versal.h" + +#define TYPE_XLNX_VERSAL_VIRT_MACHINE MACHINE_TYPE_NAME("xlnx-versal-virt") +#define XLNX_VERSAL_VIRT_MACHINE(obj) \ + OBJECT_CHECK(VersalVirt, (obj), TYPE_XLNX_VERSAL_VIRT_MACHINE) + +typedef struct VersalVirt { + MachineState parent_obj; + + Versal soc; + MemoryRegion mr_ddr; + + void *fdt; + int fdt_size; + struct { + uint32_t gic; + uint32_t ethernet_phy[2]; + uint32_t clk_125Mhz; + uint32_t clk_25Mhz; + } phandle; + struct arm_boot_info binfo; + + struct { + bool secure; + } cfg; +} VersalVirt; + +static void fdt_create(VersalVirt *s) +{ + MachineClass *mc =3D MACHINE_GET_CLASS(s); + int i; + + s->fdt =3D create_device_tree(&s->fdt_size); + if (!s->fdt) { + error_report("create_device_tree() failed"); + exit(1); + } + + /* Allocate all phandles. */ + s->phandle.gic =3D qemu_fdt_alloc_phandle(s->fdt); + for (i =3D 0; i < ARRAY_SIZE(s->phandle.ethernet_phy); i++) { + s->phandle.ethernet_phy[i] =3D qemu_fdt_alloc_phandle(s->fdt); + } + s->phandle.clk_25Mhz =3D qemu_fdt_alloc_phandle(s->fdt); + s->phandle.clk_125Mhz =3D qemu_fdt_alloc_phandle(s->fdt); + + /* Create /chosen node for load_dtb. */ + qemu_fdt_add_subnode(s->fdt, "/chosen"); + + /* Header */ + qemu_fdt_setprop_cell(s->fdt, "/", "interrupt-parent", s->phandle.gic); + qemu_fdt_setprop_cell(s->fdt, "/", "#size-cells", 0x2); + qemu_fdt_setprop_cell(s->fdt, "/", "#address-cells", 0x2); + qemu_fdt_setprop_string(s->fdt, "/", "model", mc->desc); + qemu_fdt_setprop_string(s->fdt, "/", "compatible", "xlnx-versal-virt"); +} + +static void fdt_add_clk_node(VersalVirt *s, const char *name, + unsigned int freq_hz, uint32_t phandle) +{ + qemu_fdt_add_subnode(s->fdt, name); + qemu_fdt_setprop_cell(s->fdt, name, "phandle", phandle); + qemu_fdt_setprop_cell(s->fdt, name, "clock-frequency", freq_hz); + qemu_fdt_setprop_cell(s->fdt, name, "#clock-cells", 0x0); + qemu_fdt_setprop_string(s->fdt, name, "compatible", "fixed-clock"); + qemu_fdt_setprop(s->fdt, name, "u-boot,dm-pre-reloc", NULL, 0); +} + +static void fdt_add_cpu_nodes(VersalVirt *s, uint32_t psci_conduit) +{ + int i; + + qemu_fdt_add_subnode(s->fdt, "/cpus"); + qemu_fdt_setprop_cell(s->fdt, "/cpus", "#size-cells", 0x0); + qemu_fdt_setprop_cell(s->fdt, "/cpus", "#address-cells", 1); + + for (i =3D XLNX_VERSAL_NR_ACPUS - 1; i >=3D 0; i--) { + char *name =3D g_strdup_printf("/cpus/cpu@%d", i); + ARMCPU *armcpu =3D ARM_CPU(qemu_get_cpu(i)); + + qemu_fdt_add_subnode(s->fdt, name); + qemu_fdt_setprop_cell(s->fdt, name, "reg", armcpu->mp_affinity); + if (psci_conduit !=3D QEMU_PSCI_CONDUIT_DISABLED) { + qemu_fdt_setprop_string(s->fdt, name, "enable-method", "psci"); + } + qemu_fdt_setprop_string(s->fdt, name, "device_type", "cpu"); + qemu_fdt_setprop_string(s->fdt, name, "compatible", + armcpu->dtb_compatible); + g_free(name); + } +} + +static void fdt_add_gic_nodes(VersalVirt *s) +{ + char *nodename; + + nodename =3D g_strdup_printf("/gic@%x", MM_GIC_APU_DIST_MAIN); + qemu_fdt_add_subnode(s->fdt, nodename); + qemu_fdt_setprop_cell(s->fdt, nodename, "phandle", s->phandle.gic); + qemu_fdt_setprop_cells(s->fdt, nodename, "interrupts", + GIC_FDT_IRQ_TYPE_PPI, VERSAL_GIC_MAINT_IRQ, + GIC_FDT_IRQ_FLAGS_LEVEL_HI); + qemu_fdt_setprop(s->fdt, nodename, "interrupt-controller", NULL, 0); + qemu_fdt_setprop_sized_cells(s->fdt, nodename, "reg", + 2, MM_GIC_APU_DIST_MAIN, + 2, MM_GIC_APU_DIST_MAIN_SIZE, + 2, MM_GIC_APU_REDIST_0, + 2, MM_GIC_APU_REDIST_0_SIZE); + qemu_fdt_setprop_cell(s->fdt, nodename, "#interrupt-cells", 3); + qemu_fdt_setprop_string(s->fdt, nodename, "compatible", "arm,gic-v3"); +} + +static void fdt_add_timer_nodes(VersalVirt *s) +{ + const char compat[] =3D "arm,armv8-timer"; + uint32_t irqflags =3D GIC_FDT_IRQ_FLAGS_LEVEL_HI; + + qemu_fdt_add_subnode(s->fdt, "/timer"); + qemu_fdt_setprop_cells(s->fdt, "/timer", "interrupts", + GIC_FDT_IRQ_TYPE_PPI, VERSAL_TIMER_S_EL1_IRQ, irqflags, + GIC_FDT_IRQ_TYPE_PPI, VERSAL_TIMER_NS_EL1_IRQ, irqflags, + GIC_FDT_IRQ_TYPE_PPI, VERSAL_TIMER_VIRT_IRQ, irqflags, + GIC_FDT_IRQ_TYPE_PPI, VERSAL_TIMER_NS_EL2_IRQ, irqflags); + qemu_fdt_setprop(s->fdt, "/timer", "compatible", + compat, sizeof(compat)); +} + +static void fdt_add_uart_nodes(VersalVirt *s) +{ + uint64_t addrs[] =3D { MM_UART1, MM_UART0 }; + unsigned int irqs[] =3D { VERSAL_UART1_IRQ_0, VERSAL_UART0_IRQ_0 }; + const char compat[] =3D "arm,pl011\0arm,sbsa-uart"; + const char clocknames[] =3D "uartclk\0apb_pclk"; + int i; + + for (i =3D 0; i < ARRAY_SIZE(addrs); i++) { + char *name =3D g_strdup_printf("/uart@%" PRIx64, addrs[i]); + qemu_fdt_add_subnode(s->fdt, name); + qemu_fdt_setprop_cell(s->fdt, name, "current-speed", 115200); + qemu_fdt_setprop_cells(s->fdt, name, "clocks", + s->phandle.clk_125Mhz, s->phandle.clk_125Mh= z); + qemu_fdt_setprop(s->fdt, name, "clock-names", + clocknames, sizeof(clocknames)); + + qemu_fdt_setprop_cells(s->fdt, name, "interrupts", + GIC_FDT_IRQ_TYPE_SPI, irqs[i], + GIC_FDT_IRQ_FLAGS_LEVEL_HI); + qemu_fdt_setprop_sized_cells(s->fdt, name, "reg", + 2, addrs[i], 2, 0x1000); + qemu_fdt_setprop(s->fdt, name, "compatible", + compat, sizeof(compat)); + qemu_fdt_setprop(s->fdt, name, "u-boot,dm-pre-reloc", NULL, 0); + + if (addrs[i] =3D=3D MM_UART0) { + /* Select UART0. */ + qemu_fdt_setprop_string(s->fdt, "/chosen", "stdout-path", name= ); + } + g_free(name); + } +} + +static void fdt_add_fixed_link_nodes(VersalVirt *s, char *gemname, + uint32_t phandle) +{ + char *name =3D g_strdup_printf("%s/fixed-link", gemname); + + qemu_fdt_add_subnode(s->fdt, name); + qemu_fdt_setprop_cell(s->fdt, name, "phandle", phandle); + qemu_fdt_setprop(s->fdt, name, "full-duplex", NULL, 0); + qemu_fdt_setprop_cell(s->fdt, name, "speed", 1000); + g_free(name); +} + +static void fdt_add_gem_nodes(VersalVirt *s) +{ + uint64_t addrs[] =3D { MM_GEM1, MM_GEM0 }; + unsigned int irqs[] =3D { VERSAL_GEM1_IRQ_0, VERSAL_GEM0_IRQ_0 }; + const char clocknames[] =3D "pclk\0hclk\0tx_clk\0rx_clk"; + const char compat_gem[] =3D "cdns,zynqmp-gem\0cdns,gem"; + int i; + + for (i =3D 0; i < ARRAY_SIZE(addrs); i++) { + char *name =3D g_strdup_printf("/ethernet@%" PRIx64, addrs[i]); + qemu_fdt_add_subnode(s->fdt, name); + + fdt_add_fixed_link_nodes(s, name, s->phandle.ethernet_phy[i]); + qemu_fdt_setprop_string(s->fdt, name, "phy-mode", "rgmii-id"); + qemu_fdt_setprop_cell(s->fdt, name, "phy-handle", + s->phandle.ethernet_phy[i]); + qemu_fdt_setprop_cells(s->fdt, name, "clocks", + s->phandle.clk_25Mhz, s->phandle.clk_25Mhz, + s->phandle.clk_25Mhz, s->phandle.clk_25Mhz); + qemu_fdt_setprop(s->fdt, name, "clock-names", + clocknames, sizeof(clocknames)); + qemu_fdt_setprop_cells(s->fdt, name, "interrupts", + GIC_FDT_IRQ_TYPE_SPI, irqs[i], + GIC_FDT_IRQ_FLAGS_LEVEL_HI, + GIC_FDT_IRQ_TYPE_SPI, irqs[i], + GIC_FDT_IRQ_FLAGS_LEVEL_HI); + qemu_fdt_setprop_sized_cells(s->fdt, name, "reg", + 2, addrs[i], 2, 0x1000); + qemu_fdt_setprop(s->fdt, name, "compatible", + compat_gem, sizeof(compat_gem)); + qemu_fdt_setprop_cell(s->fdt, name, "#address-cells", 1); + qemu_fdt_setprop_cell(s->fdt, name, "#size-cells", 0); + g_free(name); + } +} + +static void fdt_nop_memory_nodes(void *fdt, Error **errp) +{ + Error *err =3D NULL; + char **node_path; + int n =3D 0; + + node_path =3D qemu_fdt_node_unit_path(fdt, "memory", &err); + if (err) { + error_propagate(errp, err); + return; + } + while (node_path[n]) { + if (g_str_has_prefix(node_path[n], "/memory")) { + qemu_fdt_nop_node(fdt, node_path[n]); + } + n++; + } + g_strfreev(node_path); +} + +static void fdt_add_memory_nodes(VersalVirt *s, void *fdt, uint64_t ram_si= ze) +{ + /* Describes the various split DDR access regions. */ + static const struct { + uint64_t base; + uint64_t size; + } addr_ranges[] =3D { + { MM_TOP_DDR, MM_TOP_DDR_SIZE }, + { MM_TOP_DDR_2, MM_TOP_DDR_2_SIZE }, + { MM_TOP_DDR_3, MM_TOP_DDR_3_SIZE }, + { MM_TOP_DDR_4, MM_TOP_DDR_4_SIZE } + }; + uint64_t mem_reg_prop[8] =3D {0}; + uint64_t size =3D ram_size; + Error *err =3D NULL; + char *name; + int i; + + fdt_nop_memory_nodes(fdt, &err); + if (err) { + error_report_err(err); + return; + } + + name =3D g_strdup_printf("/memory@%x", MM_TOP_DDR); + for (i =3D 0; i < ARRAY_SIZE(addr_ranges) && size; i++) { + uint64_t mapsize; + + mapsize =3D size < addr_ranges[i].size ? size : addr_ranges[i].siz= e; + + mem_reg_prop[i * 2] =3D addr_ranges[i].base; + mem_reg_prop[i * 2 + 1] =3D mapsize; + size -=3D mapsize; + } + qemu_fdt_add_subnode(fdt, name); + qemu_fdt_setprop_string(fdt, name, "device_type", "memory"); + + switch (i) { + case 1: + qemu_fdt_setprop_sized_cells(fdt, name, "reg", + 2, mem_reg_prop[0], + 2, mem_reg_prop[1]); + break; + case 2: + qemu_fdt_setprop_sized_cells(fdt, name, "reg", + 2, mem_reg_prop[0], + 2, mem_reg_prop[1], + 2, mem_reg_prop[2], + 2, mem_reg_prop[3]); + break; + case 3: + qemu_fdt_setprop_sized_cells(fdt, name, "reg", + 2, mem_reg_prop[0], + 2, mem_reg_prop[1], + 2, mem_reg_prop[2], + 2, mem_reg_prop[3], + 2, mem_reg_prop[4], + 2, mem_reg_prop[5]); + break; + case 4: + qemu_fdt_setprop_sized_cells(fdt, name, "reg", + 2, mem_reg_prop[0], + 2, mem_reg_prop[1], + 2, mem_reg_prop[2], + 2, mem_reg_prop[3], + 2, mem_reg_prop[4], + 2, mem_reg_prop[5], + 2, mem_reg_prop[6], + 2, mem_reg_prop[7]); + break; + default: + g_assert_not_reached(); + } + g_free(name); +} + +static void versal_virt_modify_dtb(const struct arm_boot_info *binfo, + void *fdt) +{ + VersalVirt *s =3D container_of(binfo, VersalVirt, binfo); + + fdt_add_memory_nodes(s, fdt, binfo->ram_size); +} + +static void *versal_virt_get_dtb(const struct arm_boot_info *binfo, + int *fdt_size) +{ + const VersalVirt *board =3D container_of(binfo, VersalVirt, binfo); + + *fdt_size =3D board->fdt_size; + return board->fdt; +} + +#define NUM_VIRTIO_TRANSPORT 32 +static void create_virtio_regions(VersalVirt *s) +{ + int virtio_mmio_size =3D 0x200; + int i; + + for (i =3D 0; i < NUM_VIRTIO_TRANSPORT; i++) { + char *name =3D g_strdup_printf("virtio%d", i);; + hwaddr base =3D MM_TOP_RSVD + i * virtio_mmio_size; + int irq =3D VERSAL_RSVD_HIGH_IRQ_FIRST + i; + MemoryRegion *mr; + DeviceState *dev; + qemu_irq pic_irq; + + pic_irq =3D qdev_get_gpio_in(DEVICE(&s->soc.fpd.apu.gic), irq); + dev =3D qdev_create(NULL, "virtio-mmio"); + object_property_add_child(OBJECT(&s->soc), name, OBJECT(dev), + &error_fatal); + qdev_init_nofail(dev); + sysbus_connect_irq(SYS_BUS_DEVICE(dev), 0, pic_irq); + mr =3D sysbus_mmio_get_region(SYS_BUS_DEVICE(dev), 0); + memory_region_add_subregion(&s->soc.mr_ps, base, mr); + sysbus_create_simple("virtio-mmio", base, pic_irq); + } + + for (i =3D 0; i < NUM_VIRTIO_TRANSPORT; i++) { + hwaddr base =3D MM_TOP_RSVD + i * virtio_mmio_size; + int irq =3D VERSAL_RSVD_HIGH_IRQ_FIRST + i; + char *name =3D g_strdup_printf("/virtio_mmio@%" PRIx64, base); + + qemu_fdt_add_subnode(s->fdt, name); + qemu_fdt_setprop(s->fdt, name, "dma-coherent", NULL, 0); + qemu_fdt_setprop_cells(s->fdt, name, "interrupts", + GIC_FDT_IRQ_TYPE_SPI, irq, + GIC_FDT_IRQ_FLAGS_EDGE_LO_HI); + qemu_fdt_setprop_sized_cells(s->fdt, name, "reg", + 2, base, 2, virtio_mmio_size); + qemu_fdt_setprop_string(s->fdt, name, "compatible", "virtio,mmio"); + g_free(name); + } +} + +static void versal_virt_init(MachineState *machine) +{ + VersalVirt *s =3D XLNX_VERSAL_VIRT_MACHINE(machine); + int psci_conduit =3D QEMU_PSCI_CONDUIT_DISABLED; + + /* + * If the user provides an Operating System to be loaded, we expect th= em + * to use the -kernel command line option. + * + * Users can load firmware or boot-loaders with the -device loader opt= ions. + * + * When loading an OS, we generate a dtb and let arm_load_kernel() sel= ect + * where it gets loaded. This dtb will be passed to the kernel in x0. + * + * If there's no -kernel option, we generate a DTB and place it at 0x1= 000 + * for the bootloaders or firmware to pick up. + * + * If users want to provide their own DTB, they can use the -dtb optio= n. + * These dtb's will have their memory nodes modified to match QEMU's + * selected ram_size option before they get passed to the kernel or fw. + * + * When loading an OS, we turn on QEMU's PSCI implementation with SMC + * as the PSCI conduit. When there's no -kernel, we assume the user + * provides EL3 firmware to handle PSCI. + */ + if (machine->kernel_filename) { + psci_conduit =3D QEMU_PSCI_CONDUIT_SMC; + } + + memory_region_allocate_system_memory(&s->mr_ddr, NULL, "ddr", + machine->ram_size); + + sysbus_init_child_obj(OBJECT(machine), "xlnx-ve", &s->soc, + sizeof(s->soc), TYPE_XLNX_VERSAL); + object_property_set_link(OBJECT(&s->soc), OBJECT(&s->mr_ddr), + "ddr", &error_abort); + object_property_set_int(OBJECT(&s->soc), psci_conduit, + "psci-conduit", &error_abort); + object_property_set_bool(OBJECT(&s->soc), true, "realized", &error_fat= al); + + fdt_create(s); + create_virtio_regions(s); + fdt_add_gem_nodes(s); + fdt_add_uart_nodes(s); + fdt_add_gic_nodes(s); + fdt_add_timer_nodes(s); + fdt_add_cpu_nodes(s, psci_conduit); + fdt_add_clk_node(s, "/clk125", 125000000, s->phandle.clk_125Mhz); + fdt_add_clk_node(s, "/clk25", 25000000, s->phandle.clk_25Mhz); + + /* Make the APU cpu address space visible to virtio and other + * modules unaware of muliple address-spaces. */ + memory_region_add_subregion_overlap(get_system_memory(), + 0, &s->soc.fpd.apu.mr, 0); + + s->binfo.ram_size =3D machine->ram_size; + s->binfo.kernel_filename =3D machine->kernel_filename; + s->binfo.kernel_cmdline =3D machine->kernel_cmdline; + s->binfo.initrd_filename =3D machine->initrd_filename; + s->binfo.loader_start =3D 0x0; + s->binfo.get_dtb =3D versal_virt_get_dtb; + s->binfo.modify_dtb =3D versal_virt_modify_dtb; + if (machine->kernel_filename) { + arm_load_kernel(s->soc.fpd.apu.cpu[0], &s->binfo); + } else { + AddressSpace *as =3D arm_boot_address_space(s->soc.fpd.apu.cpu[0], + &s->binfo); + /* Some boot-loaders (e.g u-boot) don't like blobs at address 0 (N= ULL). + * Offset things by 4K. */ + s->binfo.loader_start =3D 0x1000; + s->binfo.dtb_limit =3D 0x1000000; + if (arm_load_dtb(s->binfo.loader_start, + &s->binfo, s->binfo.dtb_limit, as) < 0) { + exit(EXIT_FAILURE); + } + } +} + +static void versal_virt_machine_instance_init(Object *obj) +{ +} + +static void versal_virt_machine_class_init(ObjectClass *oc, void *data) +{ + MachineClass *mc =3D MACHINE_CLASS(oc); + + mc->desc =3D "Xilinx Versal Virtual development board"; + mc->init =3D versal_virt_init; + mc->max_cpus =3D XLNX_VERSAL_NR_ACPUS; + mc->default_cpus =3D XLNX_VERSAL_NR_ACPUS; + mc->no_cdrom =3D true; +} + +static const TypeInfo versal_virt_machine_init_typeinfo =3D { + .name =3D TYPE_XLNX_VERSAL_VIRT_MACHINE, + .parent =3D TYPE_MACHINE, + .class_init =3D versal_virt_machine_class_init, + .instance_init =3D versal_virt_machine_instance_init, + .instance_size =3D sizeof(VersalVirt), +}; + +static void versal_virt_machine_init_register_types(void) +{ + type_register_static(&versal_virt_machine_init_typeinfo); +} + +type_init(versal_virt_machine_init_register_types) + --=20 2.17.1