From nobody Tue Feb 10 20:48:20 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1528463278137924.1604676836049; Fri, 8 Jun 2018 06:07:58 -0700 (PDT) Received: from localhost ([::1]:35547 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fRH7V-0004HY-Ar for importer@patchew.org; Fri, 08 Jun 2018 09:07:57 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:48257) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fRGfj-0005n1-Qo for qemu-devel@nongnu.org; Fri, 08 Jun 2018 08:39:17 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fRGff-0000uC-LN for qemu-devel@nongnu.org; Fri, 08 Jun 2018 08:39:15 -0400 Received: from mail-wm0-x229.google.com ([2a00:1450:400c:c09::229]:38079) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fRGff-0000td-BD for qemu-devel@nongnu.org; Fri, 08 Jun 2018 08:39:11 -0400 Received: by mail-wm0-x229.google.com with SMTP id 69-v6so3451627wmf.3 for ; Fri, 08 Jun 2018 05:39:11 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id f81-v6sm2177905wmh.32.2018.06.08.05.39.08 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 08 Jun 2018 05:39:08 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id 29E063E0DD5; Fri, 8 Jun 2018 13:33:11 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=03rV33qUneZ0VWuXXnl7qUcf6DTIyhEX8zh3XbK/+XA=; b=NybfIPDt4Lau0HZGVJmDIVXlW0X70GrUU0upGOASzYSSRK1DUN0W9L1IGHZa1KN/aE jHUUa3C4a6CBvemRGshPAGriWdW9PH71cUqozerSyjt7lRePoxqtVHcdYcHWXITlvUyz ztarwjR4oNDY8rqgUpiBtAxU/iAYpZyPEaFS0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=03rV33qUneZ0VWuXXnl7qUcf6DTIyhEX8zh3XbK/+XA=; b=bpO3Ef/+ZmsNHh+Binj30g5Zd1NWmvqIYFhF44YoHRgTvIpf4nycfxlguF8RqY+ltn qZhbfvGcFMsXdSBzsihQHUGCNLfzNl0zhBUsGtL10WO87AbNv4ByIJeJldN3seYyy4d0 b9JgXs4naUXwq0ZgA1oL+dtHiB5Eaay/LCK9+cLJMyvOMjOlQccQblXceXEjtf/3eL4t lsQOrqR4ldY3F+IyZCmsg+7K9renGvIVjF4fz59WzgqVrhnMoWzHxH56dqiHJvWEe5+O jLG1Wq+B3qJoAiBuG82p826HTjUq/92eg/PKKALV2SCBomJwaqdFS02AzmcHHGsYmcvP z5sg== X-Gm-Message-State: APt69E2xbSpM1H7aa+M8xUqh4qrxo31DRBr+9hm7TJlfgj0rKkhe1WfU brGrDiShJDrdQgbEjxM05QXLeg== X-Google-Smtp-Source: ADUXVKLBwCiScQz62eWZ9FXlw763jI3T2zS3/95iPSFf1OfQxEKhEHFdaaK0Bs5AtDIjHFq5FSbK8A== X-Received: by 2002:a1c:30d7:: with SMTP id w206-v6mr1369454wmw.153.1528461550194; Fri, 08 Jun 2018 05:39:10 -0700 (PDT) From: =?UTF-8?q?Alex=20Benn=C3=A9e?= To: cota@braap.org, famz@redhat.com, berrange@redhat.com, f4bug@amsat.org, richard.henderson@linaro.org, balrogg@gmail.com, aurelien@aurel32.net, agraf@suse.de, pbonzini@redhat.com, stefanha@redhat.com, stefanb@linux.vnet.ibm.com, marcandre.lureau@redhat.com Date: Fri, 8 Jun 2018 13:33:04 +0100 Message-Id: <20180608123307.24773-47-alex.bennee@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180608123307.24773-1-alex.bennee@linaro.org> References: <20180608123307.24773-1-alex.bennee@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c09::229 Subject: [Qemu-devel] [PATCH v6 46/49] target/sh4: Fix translator.c assertion failure for gUSA X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Richard Henderson , qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: Richard Henderson The translator loop does not allow the tb_start hook to set dc->base.is_jmp; the only hook allowed to do that is translate_insn. Split the work between init_disas_context where we validate the gUSA parameters, and translate_insn where we emit code. Signed-off-by: Richard Henderson --- target/sh4/translate.c | 81 +++++++++++++++++++++++------------------- 1 file changed, 44 insertions(+), 37 deletions(-) diff --git a/target/sh4/translate.c b/target/sh4/translate.c index c716b74a0f..1b9a201d6d 100644 --- a/target/sh4/translate.c +++ b/target/sh4/translate.c @@ -1895,35 +1895,18 @@ static void decode_opc(DisasContext * ctx) any sequence via cpu_exec_step_atomic, we can recognize the "normal" sequences and transform them into atomic operations as seen by the host. */ -static int decode_gusa(DisasContext *ctx, CPUSH4State *env, int *pmax_insn= s) +static void decode_gusa(DisasContext *ctx, CPUSH4State *env) { uint16_t insns[5]; int ld_adr, ld_dst, ld_mop; int op_dst, op_src, op_opc; int mv_src, mt_dst, st_src, st_mop; TCGv op_arg; - uint32_t pc =3D ctx->base.pc_next; uint32_t pc_end =3D ctx->base.tb->cs_base; - int backup =3D sextract32(ctx->tbflags, GUSA_SHIFT, 8); int max_insns =3D (pc_end - pc) / 2; int i; =20 - if (pc !=3D pc_end + backup || max_insns < 2) { - /* This is a malformed gUSA region. Don't do anything special, - since the interpreter is likely to get confused. */ - ctx->envflags &=3D ~GUSA_MASK; - return 0; - } - - if (ctx->tbflags & GUSA_EXCLUSIVE) { - /* Regardless of single-stepping or the end of the page, - we must complete execution of the gUSA region while - holding the exclusive lock. */ - *pmax_insns =3D max_insns; - return 0; - } - /* The state machine below will consume only a few insns. If there are more than that in a region, fail now. */ if (max_insns > ARRAY_SIZE(insns)) { @@ -2140,7 +2123,6 @@ static int decode_gusa(DisasContext *ctx, CPUSH4State= *env, int *pmax_insns) /* * Emit the operation. */ - tcg_gen_insn_start(pc, ctx->envflags); switch (op_opc) { case -1: /* No operation found. Look for exchange pattern. */ @@ -2235,7 +2217,8 @@ static int decode_gusa(DisasContext *ctx, CPUSH4State= *env, int *pmax_insns) /* The entire region has been translated. */ ctx->envflags &=3D ~GUSA_MASK; ctx->base.pc_next =3D pc_end; - return max_insns; + ctx->base.num_insns +=3D max_insns - 1; + return; =20 fail: qemu_log_mask(LOG_UNIMP, "Unrecognized gUSA sequence %08x-%08x\n", @@ -2243,7 +2226,6 @@ static int decode_gusa(DisasContext *ctx, CPUSH4State= *env, int *pmax_insns) =20 /* Restart with the EXCLUSIVE bit set, within a TB run via cpu_exec_step_atomic holding the exclusive lock. */ - tcg_gen_insn_start(pc, ctx->envflags); ctx->envflags |=3D GUSA_EXCLUSIVE; gen_save_cpu_state(ctx, false); gen_helper_exclusive(cpu_env); @@ -2254,7 +2236,7 @@ static int decode_gusa(DisasContext *ctx, CPUSH4State= *env, int *pmax_insns) entire region consumed via ctx->base.pc_next so that it's immediate= ly available in the disassembly dump. */ ctx->base.pc_next =3D pc_end; - return 1; + ctx->base.num_insns +=3D max_insns - 1; } #endif =20 @@ -2262,19 +2244,39 @@ static void sh4_tr_init_disas_context(DisasContextB= ase *dcbase, CPUState *cs) { DisasContext *ctx =3D container_of(dcbase, DisasContext, base); CPUSH4State *env =3D cs->env_ptr; + uint32_t tbflags; int bound; =20 - ctx->tbflags =3D (uint32_t)ctx->base.tb->flags; - ctx->envflags =3D ctx->base.tb->flags & TB_FLAG_ENVFLAGS_MASK; - ctx->memidx =3D (ctx->tbflags & (1u << SR_MD)) =3D=3D 0 ? 1 : 0; + ctx->tbflags =3D tbflags =3D ctx->base.tb->flags; + ctx->envflags =3D tbflags & TB_FLAG_ENVFLAGS_MASK; + ctx->memidx =3D (tbflags & (1u << SR_MD)) =3D=3D 0 ? 1 : 0; /* We don't know if the delayed pc came from a dynamic or static branc= h, so assume it is a dynamic branch. */ ctx->delayed_pc =3D -1; /* use delayed pc from env pointer */ ctx->features =3D env->features; - ctx->has_movcal =3D (ctx->tbflags & TB_FLAG_PENDING_MOVCA); - ctx->gbank =3D ((ctx->tbflags & (1 << SR_MD)) && - (ctx->tbflags & (1 << SR_RB))) * 0x10; - ctx->fbank =3D ctx->tbflags & FPSCR_FR ? 0x10 : 0; + ctx->has_movcal =3D (tbflags & TB_FLAG_PENDING_MOVCA); + ctx->gbank =3D ((tbflags & (1 << SR_MD)) && + (tbflags & (1 << SR_RB))) * 0x10; + ctx->fbank =3D tbflags & FPSCR_FR ? 0x10 : 0; + + if (tbflags & GUSA_MASK) { + uint32_t pc =3D ctx->base.pc_next; + uint32_t pc_end =3D ctx->base.tb->cs_base; + int backup =3D sextract32(ctx->tbflags, GUSA_SHIFT, 8); + int max_insns =3D (pc_end - pc) / 2; + + if (pc !=3D pc_end + backup || max_insns < 2) { + /* This is a malformed gUSA region. Don't do anything special, + since the interpreter is likely to get confused. */ + ctx->envflags &=3D ~GUSA_MASK; + } else if (tbflags & GUSA_EXCLUSIVE) { + /* Regardless of single-stepping or the end of the page, + we must complete execution of the gUSA region while + holding the exclusive lock. */ + ctx->base.max_insns =3D max_insns; + return; + } + } =20 /* Since the ISA is fixed-width, we can bound by the number of instructions remaining on the page. */ @@ -2284,14 +2286,6 @@ static void sh4_tr_init_disas_context(DisasContextBa= se *dcbase, CPUState *cs) =20 static void sh4_tr_tb_start(DisasContextBase *dcbase, CPUState *cs) { -#ifdef CONFIG_USER_ONLY - DisasContext *ctx =3D container_of(dcbase, DisasContext, base); - CPUSH4State *env =3D cs->env_ptr; - - if (ctx->tbflags & GUSA_MASK) { - ctx->base.num_insns =3D decode_gusa(ctx, env, &ctx->base.max_insns= ); - } -#endif } =20 static void sh4_tr_insn_start(DisasContextBase *dcbase, CPUState *cs) @@ -2323,6 +2317,19 @@ static void sh4_tr_translate_insn(DisasContextBase *= dcbase, CPUState *cs) CPUSH4State *env =3D cs->env_ptr; DisasContext *ctx =3D container_of(dcbase, DisasContext, base); =20 +#ifdef CONFIG_USER_ONLY + if (unlikely(ctx->envflags & GUSA_MASK) + && !(ctx->envflags & GUSA_EXCLUSIVE)) { + /* We're in an gUSA region, and we have not already fallen + back on using an exclusive region. Attempt to parse the + region into a single supported atomic operation. Failure + is handled within the parser by raising an exception to + retry using an exclusive region. */ + decode_gusa(ctx, env); + return; + } +#endif + ctx->opcode =3D cpu_lduw_code(env, ctx->base.pc_next); decode_opc(ctx); ctx->base.pc_next +=3D 2; --=20 2.17.1