From nobody Wed Oct 29 11:33:37 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=gmail.com Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 15257274328561005.4621606624282; Mon, 7 May 2018 14:10:32 -0700 (PDT) Received: from localhost ([::1]:48173 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fFnOu-00039r-1d for importer@patchew.org; Mon, 07 May 2018 17:10:28 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:38276) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1fFnNX-0002NW-F4 for qemu-devel@nongnu.org; Mon, 07 May 2018 17:09:04 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1fFnNU-0005FG-99 for qemu-devel@nongnu.org; Mon, 07 May 2018 17:09:03 -0400 Received: from mail-lf0-x242.google.com ([2a00:1450:4010:c07::242]:43832) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1fFnNT-0005ER-Tc for qemu-devel@nongnu.org; Mon, 07 May 2018 17:09:00 -0400 Received: by mail-lf0-x242.google.com with SMTP id g12-v6so42690498lfb.10 for ; Mon, 07 May 2018 14:08:59 -0700 (PDT) Received: from localhost.localdomain (109-252-109-219.nat.spd-mgts.ru. [109.252.109.219]) by smtp.gmail.com with ESMTPSA id a11-v6sm4413070ljk.79.2018.05.07.14.08.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 07 May 2018 14:08:57 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=LapuSzJ7Ui7kigKY72VuqoiQv/Cn7m6GN1oYKyQndmg=; b=iS/UHawIqlpmjlm1g8rANlkYL2RRpWVCbg9ergwAKJOFUCTtxsXAqxOB7np61m719y yt/rD/bTPJ3/udAmzJfxWwZzOEX6G8CIpOT/SYV2fp1tmqdBXTbEaumvf1LUMtLD14ww +hxNUUkRFVf5G5uG04/qrTvcLy+02XC7Jkdni9334ybcs2ZMf0BZFs2s5Jqs0zYdm8OW WWxoSANw2hkTcApsYyf7ClNc0yCVFVsNsfRDtpH3GLdYvY9H1uweKsyOcKU47OEn6jkt cV7pDQGCUfNt+7MA9ae/ERjyDF1Ki0E8pE+TL50pb3sZ4GKVYSjyCf75ayvQAq0qiq4E 63CA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=LapuSzJ7Ui7kigKY72VuqoiQv/Cn7m6GN1oYKyQndmg=; b=LCgmiRVBwI3+tYy45hB57z4D8bWkBVqaboU6FbhzWTvRtngdTBNptehoj2aommh5Oa hsNbjq9GxbxLqu5l+aVJiKAHxLMoOQX6L4UOOGQcpQaoHGp6X6TJlzqg/ny1NS/viWh7 lawvG4Wegif4fGIvuH4ITFEz3Ih7bqky/Yx3U8QbdAnY8N2/mgVq9IDCGn1CWx1DalyH 4vyjl4/smfxQV+VpUHD093+pZ51VzBmmP0/51iWujZIbO2/dhw1V8ADV1bZucasGM0eW kgXg8o97vBeJjNsZwJgzpXThjaCVEb0d6usieYzzgJYXHsTh0EMYJwJeWcEXXEh9pVIo 3d7w== X-Gm-Message-State: ALQs6tDk3tTP6k1BqZ+pngDFnDJYnmPy5NOXHWti1EtTk5uxNE4EHDOU A79lYvbXhJcWDwaVdNhxhCjfkg== X-Google-Smtp-Source: AB8JxZrsraXAvS5pK02+iugtUXuPEGiqmRBRG1yH9IBYHm7+zDMJhLFhPOp5/wqOQ1dKxPkMryj61A== X-Received: by 2002:a19:1294:: with SMTP id 20-v6mr26017887lfs.21.1525727338062; Mon, 07 May 2018 14:08:58 -0700 (PDT) From: Antony Pavlov To: qemu-devel@nongnu.org Date: Tue, 8 May 2018 00:08:38 +0300 Message-Id: <20180507210838.16451-1-antonynpavlov@gmail.com> X-Mailer: git-send-email 2.17.0 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4010:c07::242 Subject: [Qemu-devel] [PATCH] RISC-V: make it possible to alter default reset vector X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Maydell , Sagar Karandikar , Peter Crosthwaite , Bastian Koppelmann , Palmer Dabbelt , Michael Clark Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Version 1.10 states that upon reset the pc is set to an implementation-defined reset vector (see chapter 3.3 Reset). This patch makes it possible to alter default reset vector by setting "rstvec" property for TYPE_RISCV_HART_ARRAY. Signed-off-by: Antony Pavlov Cc: Michael Clark Cc: Palmer Dabbelt Cc: Sagar Karandikar Cc: Bastian Koppelmann Cc: Peter Crosthwaite Cc: Peter Maydell --- hw/riscv/riscv_hart.c | 3 +++ include/hw/riscv/riscv_hart.h | 1 + target/riscv/cpu.c | 17 ++++++++++------- target/riscv/cpu.h | 2 ++ 4 files changed, 16 insertions(+), 7 deletions(-) diff --git a/hw/riscv/riscv_hart.c b/hw/riscv/riscv_hart.c index 14e3c186fe..98e5e50f33 100644 --- a/hw/riscv/riscv_hart.c +++ b/hw/riscv/riscv_hart.c @@ -27,6 +27,7 @@ static Property riscv_harts_props[] =3D { DEFINE_PROP_UINT32("num-harts", RISCVHartArrayState, num_harts, 1), DEFINE_PROP_STRING("cpu-type", RISCVHartArrayState, cpu_type), + DEFINE_PROP_UINT64("rstvec", RISCVHartArrayState, rstvec, DEFAULT_RSTV= EC), DEFINE_PROP_END_OF_LIST(), }; =20 @@ -50,6 +51,8 @@ static void riscv_harts_realize(DeviceState *dev, Error *= *errp) s->harts[n].env.mhartid =3D n; object_property_add_child(OBJECT(s), "harts[*]", OBJECT(&s->harts[= n]), &error_abort); + object_property_set_uint(OBJECT(&s->harts[n]), s->rstvec, + "rstvec", &err); qemu_register_reset(riscv_harts_cpu_reset, &s->harts[n]); object_property_set_bool(OBJECT(&s->harts[n]), true, "realized", &err); diff --git a/include/hw/riscv/riscv_hart.h b/include/hw/riscv/riscv_hart.h index 0671d88a44..3cc19e2b60 100644 --- a/include/hw/riscv/riscv_hart.h +++ b/include/hw/riscv/riscv_hart.h @@ -34,6 +34,7 @@ typedef struct RISCVHartArrayState { uint32_t num_harts; char *cpu_type; RISCVCPU *harts; + uint64_t rstvec; } RISCVHartArrayState; =20 #endif diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 5a527fbba0..061aa5cc6b 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -23,6 +23,7 @@ #include "exec/exec-all.h" #include "qapi/error.h" #include "migration/vmstate.h" +#include "hw/qdev-properties.h" =20 /* RISC-V CPU definitions */ =20 @@ -112,7 +113,6 @@ static void riscv_any_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RVXLEN | RVI | RVM | RVA | RVF | RVD | RVC | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); - set_resetvec(env, DEFAULT_RSTVEC); } =20 #if defined(TARGET_RISCV32) @@ -122,7 +122,6 @@ static void rv32gcsu_priv1_09_1_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_09_1); - set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); } =20 @@ -131,7 +130,6 @@ static void rv32gcsu_priv1_10_0_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RV32 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); - set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); } =20 @@ -140,7 +138,6 @@ static void rv32imacu_nommu_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RV32 | RVI | RVM | RVA | RVC | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); - set_resetvec(env, DEFAULT_RSTVEC); } =20 #elif defined(TARGET_RISCV64) @@ -150,7 +147,6 @@ static void rv64gcsu_priv1_09_1_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RV64 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_09_1); - set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); } =20 @@ -159,7 +155,6 @@ static void rv64gcsu_priv1_10_0_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RV64 | RVI | RVM | RVA | RVF | RVD | RVC | RVS | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); - set_resetvec(env, DEFAULT_RSTVEC); set_feature(env, RISCV_FEATURE_MMU); } =20 @@ -168,7 +163,6 @@ static void rv64imacu_nommu_cpu_init(Object *obj) CPURISCVState *env =3D &RISCV_CPU(obj)->env; set_misa(env, RV64 | RVI | RVM | RVA | RVC | RVU); set_versions(env, USER_VERSION_2_02_0, PRIV_VERSION_1_10_0); - set_resetvec(env, DEFAULT_RSTVEC); } =20 #endif @@ -292,6 +286,7 @@ static void riscv_cpu_disas_set_info(CPUState *s, disas= semble_info *info) static void riscv_cpu_realize(DeviceState *dev, Error **errp) { CPUState *cs =3D CPU(dev); + RISCVCPU *cpu =3D RISCV_CPU(dev); RISCVCPUClass *mcc =3D RISCV_CPU_GET_CLASS(dev); Error *local_err =3D NULL; =20 @@ -302,6 +297,7 @@ static void riscv_cpu_realize(DeviceState *dev, Error *= *errp) } =20 qemu_init_vcpu(cs); + set_resetvec(&cpu->env, cpu->rstvec); cpu_reset(cs); =20 mcc->parent_realize(dev, errp); @@ -315,6 +311,11 @@ static void riscv_cpu_init(Object *obj) cs->env_ptr =3D &cpu->env; } =20 +static Property riscv_cpu_properties[] =3D { + DEFINE_PROP_UINT64("rstvec", RISCVCPU, rstvec, DEFAULT_RSTVEC), + DEFINE_PROP_END_OF_LIST() +}; + static const VMStateDescription vmstate_riscv_cpu =3D { .name =3D "cpu", .unmigratable =3D 1, @@ -329,6 +330,8 @@ static void riscv_cpu_class_init(ObjectClass *c, void *= data) mcc->parent_realize =3D dc->realize; dc->realize =3D riscv_cpu_realize; =20 + dc->props =3D riscv_cpu_properties; + mcc->parent_reset =3D cc->reset; cc->reset =3D riscv_cpu_reset; =20 diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 41e06ac0f9..80f7772b04 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -210,6 +210,8 @@ typedef struct RISCVCPU { CPUState parent_obj; /*< public >*/ CPURISCVState env; + + uint64_t rstvec; } RISCVCPU; =20 static inline RISCVCPU *riscv_env_get_cpu(CPURISCVState *env) --=20 2.17.0