From nobody Wed Oct 22 13:12:10 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 151991993838147.91785421569034; Thu, 1 Mar 2018 07:58:58 -0800 (PST) Received: from localhost ([::1]:57772 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1erQbh-0002bz-BD for importer@patchew.org; Thu, 01 Mar 2018 10:58:57 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:58314) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1erQZn-0001O7-Dr for qemu-devel@nongnu.org; Thu, 01 Mar 2018 10:57:00 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1erQZm-0002Ju-E5 for qemu-devel@nongnu.org; Thu, 01 Mar 2018 10:56:59 -0500 Received: from mout.kundenserver.de ([212.227.126.133]:60189) by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1erQZm-0002JP-43 for qemu-devel@nongnu.org; Thu, 01 Mar 2018 10:56:58 -0500 Received: from localhost.localdomain ([178.239.76.114]) by mrelayeu.kundenserver.de (mreue002 [212.227.15.167]) with ESMTPSA (Nemesis) id 0MMsCl-1emmXw2RmZ-008cLy; Thu, 01 Mar 2018 16:56:55 +0100 From: David Brenken To: qemu-devel@nongnu.org Date: Thu, 1 Mar 2018 16:56:16 +0100 Message-Id: <20180301155619.8640-2-david.brenken@efs-auto.org> X-Mailer: git-send-email 2.16.1.windows.4 In-Reply-To: <20180301155619.8640-1-david.brenken@efs-auto.org> References: <20180301155619.8640-1-david.brenken@efs-auto.org> X-Provags-ID: V03:K0:oN1z1OAMHlWgu49tTxbnFXYMkfJJTrFAbnd5vMbqEoeqIdr/ULO 7UGjH2tMW9OepiUK2IgWfw/UidXL1ZyGv1n9LPl9VQh4zGXBTdR+WSsTvyQFBPGTCr1+vHt 6aRz71AdMGSK0Sx8zQShBpUx6nrgnqapbsyBF+JZ3MglSlyaJXDXUIFe5FhWQNAlf1yXS9O H1jGK0XYPkLwEsd6vqFwg== X-UI-Out-Filterresults: notjunk:1;V01:K0:YLO65Bb0baM=:7Trw1u1F/s/kV/F28iGf+P QNrVPYSFXNHoI1FQA3YBJuWDPBrs0Z298LzjyY0OMQ5j2tPVuL18VYkiNgmkcXxd6ff/oIwDe qknWh8/GlTcLynAX04q/BwnSuJlSF59irPdykrZgGi6XUWFte8TbFOrGvL9bPwHvxl1WfAm2m wsK2hz4pV+NNEesc0cEiGDsIpwc8j7CwOiJJl3Zoih16TwDTFbahMOAsz9xm8+KtDVBDntD8C DFFRRbijbtoD0Eac3NRUiMI0efJTqhxjWK1GoGyZ44OMYadfP7cIOl9bcF/4DqM3tLXhkPQWv ffC57Cun3IdmWX1IBuTRRkGdnP8wZEm8MvaeUVlOyi4htCSN3uTkGtcWZvwY8ELxUCSNIazoC 9AGFRPwf3mdW0mEHUofpA+lRcKwNRnqjKjb0A2Lz25gXENfdiqmiJrF8DAOJXph/YieX+RPUE rzuSEFRumXeBcYgWIIcmjsTa1y1zsvyKF14ijFgcW+KoZvF+aInZg6JLzT509oMgeRkJu4VV+ OjCtlLzdN4Rik65z8zmxYCUWBGIaZi4wGzdQ89+B8mcF0EayqpUX5T1ruX0zMAba4MLz26qn1 1NKDm91R99H9sq/rg+um1/+qbu76/w3xa/Y7mvwWfj/X09tCwKRAgiqdBxBK+SvlFmALuxZqF +MUjLCYqBz67IAbJT8bnV75mtuCOFFXiZ4net4AzvPa3NDnt4Fn7yuqJa/1NBAY59XidonlHS zQaevYkFCno/hQDfDVnyqMGSLtjSiuXEogv5+g== X-detected-operating-system: by eggs.gnu.org: GNU/Linux 2.2.x-3.x [generic] [fuzzy] X-Received-From: 212.227.126.133 Subject: [Qemu-devel] [PATCH v2 1/4] tricore: added some missing cpu instructions X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: kbastian@mail.uni-paderborn.de, Florian Artmeier , David Brenken , Georg Hofstetter Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail: RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: David Brenken Signed-off-by: David Brenken Signed-off-by: Florian Artmeier Signed-off-by: Georg Hofstetter --- target/tricore/translate.c | 27 +++++++++++++++++++++++++++ target/tricore/tricore-opcodes.h | 3 +++ 2 files changed, 30 insertions(+) diff --git a/target/tricore/translate.c b/target/tricore/translate.c index 4e5b083..54de0dd 100644 --- a/target/tricore/translate.c +++ b/target/tricore/translate.c @@ -3389,10 +3389,18 @@ static void gen_compute_branch(DisasContext *ctx, u= int32_t opc, int r1, gen_branch_cond(ctx, TCG_COND_EQ, cpu_gpr_d[r1], cpu_gpr_d[15], offset); break; + case OPC1_16_SBR_JEQ2: + gen_branch_cond(ctx, TCG_COND_EQ, cpu_gpr_d[r1], cpu_gpr_d[15], + offset + 16); + break; case OPC1_16_SBR_JNE: gen_branch_cond(ctx, TCG_COND_NE, cpu_gpr_d[r1], cpu_gpr_d[15], offset); break; + case OPC1_16_SBR_JNE2: + gen_branch_cond(ctx, TCG_COND_NE, cpu_gpr_d[r1], cpu_gpr_d[15], + offset + 16); + break; case OPC1_16_SBR_JNZ: gen_branch_condi(ctx, TCG_COND_NE, cpu_gpr_d[r1], 0, offset); break; @@ -4121,6 +4129,16 @@ static void decode_16Bit_opc(CPUTriCoreState *env, D= isasContext *ctx) gen_compute_branch(ctx, op1, 0, 0, const16, address); break; /* SBR-format */ + case OPC1_16_SBR_JEQ2: + case OPC1_16_SBR_JNE2: + if (tricore_feature(env, TRICORE_FEATURE_16)) { + r1 =3D MASK_OP_SBR_S2(ctx->opcode); + address =3D MASK_OP_SBR_DISP4(ctx->opcode); + gen_compute_branch(ctx, op1, r1, 0, 0, address); + } else { + generate_trap(ctx, TRAPC_INSN_ERR, TIN2_IOPC); + } + break; case OPC1_16_SBR_JEQ: case OPC1_16_SBR_JGEZ: case OPC1_16_SBR_JGTZ: @@ -6256,6 +6274,15 @@ static void decode_rr_accumulator(CPUTriCoreState *e= nv, DisasContext *ctx) generate_trap(ctx, TRAPC_INSN_ERR, TIN2_IOPC); } break; + case OPC2_32_RR_MOVS_64: + if (tricore_feature(env, TRICORE_FEATURE_16)) { + CHECK_REG_PAIR(r3); + tcg_gen_mov_tl(cpu_gpr_d[r3], cpu_gpr_d[r2]); + tcg_gen_sari_tl(cpu_gpr_d[r3 + 1], cpu_gpr_d[r2], 31); + } else { + generate_trap(ctx, TRAPC_INSN_ERR, TIN2_IOPC); + } + break; case OPC2_32_RR_NE: tcg_gen_setcond_tl(TCG_COND_NE, cpu_gpr_d[r3], cpu_gpr_d[r1], cpu_gpr_d[r2]); diff --git a/target/tricore/tricore-opcodes.h b/target/tricore/tricore-opco= des.h index 08394b8..2c3baab 100644 --- a/target/tricore/tricore-opcodes.h +++ b/target/tricore/tricore-opcodes.h @@ -313,6 +313,7 @@ enum { OPC1_16_SBC_JEQ =3D 0x1e, OPC1_16_SBC_JEQ2 =3D 0x9e, OPC1_16_SBR_JEQ =3D 0x3e, + OPC1_16_SBR_JEQ2 =3D 0xbe, OPC1_16_SBR_JGEZ =3D 0xce, OPC1_16_SBR_JGTZ =3D 0x4e, OPC1_16_SR_JI =3D 0xdc, @@ -321,6 +322,7 @@ enum { OPC1_16_SBC_JNE =3D 0x5e, OPC1_16_SBC_JNE2 =3D 0xde, OPC1_16_SBR_JNE =3D 0x7e, + OPC1_16_SBR_JNE2 =3D 0xfe, OPC1_16_SB_JNZ =3D 0xee, OPC1_16_SBR_JNZ =3D 0xf6, OPC1_16_SBR_JNZ_A =3D 0x7c, @@ -1064,6 +1066,7 @@ enum { OPC2_32_RR_MIN_H =3D 0x78, OPC2_32_RR_MIN_HU =3D 0x79, OPC2_32_RR_MOV =3D 0x1f, + OPC2_32_RR_MOVS_64 =3D 0x80, OPC2_32_RR_MOV_64 =3D 0x81, OPC2_32_RR_NE =3D 0x11, OPC2_32_RR_OR_EQ =3D 0x27, --=20 2.7.4