From nobody Mon Feb 9 17:30:22 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1518893995079691.530158772912; Sat, 17 Feb 2018 10:59:55 -0800 (PST) Received: from localhost ([::1]:48362 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1en7iE-0005Am-2U for importer@patchew.org; Sat, 17 Feb 2018 13:59:54 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:40334) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1en79t-00015A-5d for qemu-devel@nongnu.org; Sat, 17 Feb 2018 13:24:26 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1en79q-0001u6-Bl for qemu-devel@nongnu.org; Sat, 17 Feb 2018 13:24:25 -0500 Received: from mail-pf0-x244.google.com ([2607:f8b0:400e:c00::244]:38522) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1en79q-0001tg-5r for qemu-devel@nongnu.org; Sat, 17 Feb 2018 13:24:22 -0500 Received: by mail-pf0-x244.google.com with SMTP id i3so592708pfe.5 for ; Sat, 17 Feb 2018 10:24:22 -0800 (PST) Received: from cloudburst.twiddle.net ([50.0.192.64]) by smtp.gmail.com with ESMTPSA id h15sm13466712pfi.56.2018.02.17.10.24.19 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Sat, 17 Feb 2018 10:24:20 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=k4jL592UFSa2Gtp23s7RFTcDDeu5zdBjKBpgmgfqBXU=; b=KatThmknFgzHb/Wf3HO7P2EK564kCbe3j/4RB061Jcs8gnNuWy6VTDIow5DZvgSiHR Ipot+dEmFcABolk0K8yYRySP08UKC24xJahxgpm2MFilWrc22VZmPWSS9GsnDiDf3toN 338t0xA1WZ31bByeJosFPH95W0Lg89cZ/GCPQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=k4jL592UFSa2Gtp23s7RFTcDDeu5zdBjKBpgmgfqBXU=; b=Q89I4GuuvyQZ5LDRTTGsOpgB81ZYbPc1ECSIV0SZM4r/emX8HMKwN7CEcniwyW4Q9I FZNAh0N9OX4pOhdARBM/ufMTPeiw2UCctiNgegJgT9KPxR5wrXf5cicWzuSRJxXqWHh4 4zIVpAUqhwZCRgfw8b8ZIYGM+IXI/WZi/z0EbO7tIcZJoGglV98dF1Z+RJSvq4EVwH/N oPaTZWZzN+lgSah9TtyAmsbpq2g6hvydFggHAcf2UxjZiWTSoRIekETRdeOqXf/ea0xX MBj5AhDMJYswENQiE2UymprH/nw73kM8E9aaz7Gw/NWTZmHpQl54q4J0b8FN5KRqZqRJ diTw== X-Gm-Message-State: APf1xPCqGY6nD6JvZALOZh619NCc7WtoWJ4/AxFoYd2YsuFU86wgIbHV PdGV+6XWHNbNRhj3krtuz8ecECGmj4w= X-Google-Smtp-Source: AH8x227mN93CBk85U5KKUYYnybE8SOVIlMCKbpRgbyX7KL8dpE2UUGtel4mDf41Vy+XNY8VCRRPfZg== X-Received: by 10.99.168.8 with SMTP id o8mr8387252pgf.42.1518891860910; Sat, 17 Feb 2018 10:24:20 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Sat, 17 Feb 2018 10:22:50 -0800 Message-Id: <20180217182323.25885-35-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180217182323.25885-1-richard.henderson@linaro.org> References: <20180217182323.25885-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c00::244 Subject: [Qemu-devel] [PATCH v2 34/67] target/arm: Implement SVE vector splice (predicated) X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-arm@nongnu.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Signed-off-by: Richard Henderson Reviewed-by: Peter Maydell --- target/arm/helper-sve.h | 2 ++ target/arm/sve_helper.c | 37 +++++++++++++++++++++++++++++++++++++ target/arm/translate-sve.c | 10 ++++++++++ target/arm/sve.decode | 3 +++ 4 files changed, 52 insertions(+) diff --git a/target/arm/helper-sve.h b/target/arm/helper-sve.h index 3b7c54905d..c3f8a2b502 100644 --- a/target/arm/helper-sve.h +++ b/target/arm/helper-sve.h @@ -479,6 +479,8 @@ DEF_HELPER_FLAGS_4(sve_rbit_h, TCG_CALL_NO_RWG, void, p= tr, ptr, ptr, i32) DEF_HELPER_FLAGS_4(sve_rbit_s, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) DEF_HELPER_FLAGS_4(sve_rbit_d, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, i32) =20 +DEF_HELPER_FLAGS_5(sve_splice, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr, = i32) + DEF_HELPER_FLAGS_5(sve_and_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr= , i32) DEF_HELPER_FLAGS_5(sve_bic_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr= , i32) DEF_HELPER_FLAGS_5(sve_eor_pppp, TCG_CALL_NO_RWG, void, ptr, ptr, ptr, ptr= , i32) diff --git a/target/arm/sve_helper.c b/target/arm/sve_helper.c index a67bb579b8..f524a1ddce 100644 --- a/target/arm/sve_helper.c +++ b/target/arm/sve_helper.c @@ -2088,3 +2088,40 @@ int32_t HELPER(sve_last_active_element)(void *vg, ui= nt32_t pred_desc) =20 return last_active_element(vg, DIV_ROUND_UP(oprsz, 8), esz); } + +void HELPER(sve_splice)(void *vd, void *vn, void *vm, void *vg, uint32_t d= esc) +{ + intptr_t opr_sz =3D simd_oprsz(desc) / 8; + int esz =3D simd_data(desc); + uint64_t pg, first_g, last_g, len, mask =3D pred_esz_masks[esz]; + intptr_t i, first_i, last_i; + ARMVectorReg tmp; + + first_i =3D last_i =3D 0; + first_g =3D last_g =3D 0; + + /* Find the extent of the active elements within VG. */ + for (i =3D QEMU_ALIGN_UP(opr_sz, 8) - 8; i >=3D 0; i -=3D 8) { + pg =3D *(uint64_t *)(vg + i) & mask; + if (pg) { + if (last_g =3D=3D 0) { + last_g =3D pg; + last_i =3D i; + } + first_g =3D pg; + first_i =3D i; + } + } + + len =3D 0; + if (first_g !=3D 0) { + first_i =3D first_i * 8 + ctz64(first_g); + last_i =3D last_i * 8 + 63 - clz64(last_g); + len =3D last_i - first_i + (1 << esz); + if (vd =3D=3D vm) { + vm =3D memcpy(&tmp, vm, opr_sz * 8); + } + swap_memmove(vd, vn + first_i, len); + } + swap_memmove(vd + len, vm, opr_sz * 8 - len); +} diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c index 5a1ed379ad..559fb41fd6 100644 --- a/target/arm/translate-sve.c +++ b/target/arm/translate-sve.c @@ -2473,6 +2473,16 @@ static void trans_RBIT(DisasContext *s, arg_rpr_esz = *a, uint32_t insn) do_zpz_ool(s, a, fns[a->esz]); } =20 +static void trans_SPLICE(DisasContext *s, arg_rprr_esz *a, uint32_t insn) +{ + unsigned vsz =3D vec_full_reg_size(s); + tcg_gen_gvec_4_ool(vec_full_reg_offset(s, a->rd), + vec_full_reg_offset(s, a->rn), + vec_full_reg_offset(s, a->rm), + pred_full_reg_offset(s, a->pg), + vsz, vsz, a->esz, gen_helper_sve_splice); +} + /* *** SVE Memory - 32-bit Gather and Unsized Contiguous Group */ diff --git a/target/arm/sve.decode b/target/arm/sve.decode index 8903fb6592..70feb448e6 100644 --- a/target/arm/sve.decode +++ b/target/arm/sve.decode @@ -464,6 +464,9 @@ REVH 00000101 .. 1001 01 100 ... ..... ..... @rd_pg_rn REVW 00000101 .. 1001 10 100 ... ..... ..... @rd_pg_rn RBIT 00000101 .. 1001 11 100 ... ..... ..... @rd_pg_rn =20 +# SVE vector splice (predicated) +SPLICE 00000101 .. 101 100 100 ... ..... ..... @rdn_pg_rm + ### SVE Predicate Logical Operations Group =20 # SVE predicate logical operations --=20 2.14.3