From nobody Wed Feb 11 05:35:34 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1516673838053954.2863867356434; Mon, 22 Jan 2018 18:17:18 -0800 (PST) Received: from localhost ([::1]:55259 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1edo9E-00038Z-Kv for importer@patchew.org; Mon, 22 Jan 2018 21:17:16 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:48834) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1edo1Z-0005i2-2h for qemu-devel@nongnu.org; Mon, 22 Jan 2018 21:09:22 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1edo1X-0003ff-Ud for qemu-devel@nongnu.org; Mon, 22 Jan 2018 21:09:21 -0500 Received: from mail-qt0-x244.google.com ([2607:f8b0:400d:c0d::244]:34044) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1edo1X-0003fU-Pr for qemu-devel@nongnu.org; Mon, 22 Jan 2018 21:09:19 -0500 Received: by mail-qt0-x244.google.com with SMTP id a27so12961342qtd.1 for ; Mon, 22 Jan 2018 18:09:19 -0800 (PST) Received: from x1.lan ([138.117.48.219]) by smtp.gmail.com with ESMTPSA id j19sm6514120qtc.1.2018.01.22.18.09.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 22 Jan 2018 18:09:18 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=TYwh8tlG8D0yknIt5JiugK26ZlAep1Qg2PExgxNWHCY=; b=WNF/6VXIFCIxNmxHRmCgULMy5gI9Ij0R5cxEIO3w58DEO6q2YQtcvELX7FTEsnqGBy hQZ/qXgKs7FeC7+HrhzC1U5Yub6uiTRPeqgdb/GElbU+IenTNAPVLzAYKsNtkbippJT7 VNB1QPW/ok5D/R9i3zemxoQUBA8QjMSU+dRVGmgBfy279MQiChgrmhWN6XjWV+b90VZi ZSUA8qITUcCUZwdffOUte+20XFhwK0eMtHVjzmn/UKLQgderafUlTYgU+w1Lgukg5d6c /c3GDCSzavfVCQNPKLwKGchvYt1WiBAJLDgczRuKlWpMJrWahga0WrQTiyOuMzoUJST6 96cQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=TYwh8tlG8D0yknIt5JiugK26ZlAep1Qg2PExgxNWHCY=; b=t0cPBRVJ4lStisNn8dnW7c0zOPU6YYqzQq6qPI1+WHxC8+EX/Y2iGE4j04dF1BWrm1 Zs8PMVw77eplyb+aTCdPWlzHvtxYqtjR1fsZbKJjnjVHA+oqxrtoAipQXPqSS+lIgRL0 9z9vkFc8nHZ68VKiX2S5A+VxMG7DAiMG01T4Vm1OVqS3XS78/VzKaRj/eZxF4pHo5oqI onw+d0JAcArmP8iiClf8YB1JwUyf5lYkoq3jf1tRnJbl+Nx+DGzRP5Y1G0K18tWRz4QE 3Pqj/QjoD4lqsr/3ILf+TYU+8gTh6irzKanV+i92uP3VuNSnTCnSwN1+5Ea4s4goUmGm ED3w== X-Gm-Message-State: AKwxyte2M70a8zrz6uKi3WDGLz/G5ffGDBSiLyihLvrtlYBevErRnslD 9aOCDBPxOSaaka+s2o23ChA= X-Google-Smtp-Source: AH8x224KAoeDP1sff5hxhbAtvUFkKRSWOO8DINMQkIRz9XoTPENSYcLMmnVelj1Y34WDaNQT+ntf9w== X-Received: by 10.200.53.79 with SMTP id z15mr1418446qtb.278.1516673359422; Mon, 22 Jan 2018 18:09:19 -0800 (PST) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: Paolo Bonzini , Alistair Francis , Peter Maydell , Stefan Hajnoczi Date: Mon, 22 Jan 2018 23:08:17 -0300 Message-Id: <20180123020820.1288-14-f4bug@amsat.org> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20180123020820.1288-1-f4bug@amsat.org> References: <20180123020820.1288-1-f4bug@amsat.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400d:c0d::244 Subject: [Qemu-devel] [PATCH v9 13/16] sdhci: check Spec v2 capabilities (DMA and 64-bit bus) X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: "Edgar E . Iglesias" , Andrey Smirnov , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , qemu-devel@nongnu.org, Kevin O'Connor , Marcel Apfelbaum Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Incorrect value will throw an error. Signed-off-by: Philippe Mathieu-Daud=C3=A9 --- hw/sd/sdhci-internal.h | 14 +++++++------- hw/sd/sdhci.c | 19 +++++++++++++++---- 2 files changed, 22 insertions(+), 11 deletions(-) diff --git a/hw/sd/sdhci-internal.h b/hw/sd/sdhci-internal.h index c5e26bf8f3..4ed9727ec3 100644 --- a/hw/sd/sdhci-internal.h +++ b/hw/sd/sdhci-internal.h @@ -89,12 +89,12 @@ FIELD(SDHC_HOSTCTL, LED_CTRL, 0, 1); FIELD(SDHC_HOSTCTL, DATATRANSFERWIDTH, 1, 1); /* SD mode only */ FIELD(SDHC_HOSTCTL, HIGH_SPEED, 2, 1); -#define SDHC_CTRL_DMA_CHECK_MASK 0x18 +FIELD(SDHC_HOSTCTL, DMA, 3, 2); #define SDHC_CTRL_SDMA 0x00 -#define SDHC_CTRL_ADMA1_32 0x08 +#define SDHC_CTRL_ADMA1_32 0x08 /* NOT ALLOWED since v2 */ #define SDHC_CTRL_ADMA2_32 0x10 -#define SDHC_CTRL_ADMA2_64 0x18 -#define SDHC_DMA_TYPE(x) ((x) & SDHC_CTRL_DMA_CHECK_MASK) +#define SDHC_CTRL_ADMA2_64 0x18 /* only v1 & v2 (v3 optional) = */ +#define SDHC_DMA_TYPE(x) ((x) & R_SDHC_HOSTCTL_DMA_MASK) =20 /* R/W Power Control Register 0x0 */ #define SDHC_PWRCON 0x29 @@ -185,19 +185,19 @@ FIELD(SDHC_ACMD12ERRSTS, INDEX_ERR, 4, 1); =20 /* HWInit Capabilities Register 0x05E80080 */ #define SDHC_CAPAB 0x40 -#define SDHC_CAN_DO_ADMA2 0x00080000 -#define SDHC_CAN_DO_ADMA1 0x00100000 -#define SDHC_64_BIT_BUS_SUPPORT (1 << 28) FIELD(SDHC_CAPAB, TOCLKFREQ, 0, 6); FIELD(SDHC_CAPAB, TOUNIT, 7, 1); FIELD(SDHC_CAPAB, BASECLKFREQ, 8, 8); FIELD(SDHC_CAPAB, MAXBLOCKLENGTH, 16, 2); +FIELD(SDHC_CAPAB, ADMA2, 19, 1); /* since v2 */ +FIELD(SDHC_CAPAB, ADMA1, 20, 1); /* v1 only? */ FIELD(SDHC_CAPAB, HIGHSPEED, 21, 1); FIELD(SDHC_CAPAB, SDMA, 22, 1); FIELD(SDHC_CAPAB, SUSPRESUME, 23, 1); FIELD(SDHC_CAPAB, V33, 24, 1); FIELD(SDHC_CAPAB, V30, 25, 1); FIELD(SDHC_CAPAB, V18, 26, 1); +FIELD(SDHC_CAPAB, BUS64BIT, 28, 1); /* since v2 */ =20 /* HWInit Maximum Current Capabilities Register 0x0 */ #define SDHC_MAXCURR 0x48 diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c index a6bba1939f..bc3a4f6e16 100644 --- a/hw/sd/sdhci.c +++ b/hw/sd/sdhci.c @@ -90,6 +90,17 @@ static void sdhci_check_capareg(SDHCIState *s, Error **e= rrp) =20 switch (s->sd_spec_version) { case 2: /* default version */ + val =3D FIELD_EX64(s->capareg, SDHC_CAPAB, ADMA2); + trace_sdhci_capareg("ADMA2", val); + msk =3D FIELD_DP64(msk, SDHC_CAPAB, ADMA2, 0); + + val =3D FIELD_EX64(s->capareg, SDHC_CAPAB, ADMA1); + trace_sdhci_capareg("ADMA1", val); + msk =3D FIELD_DP64(msk, SDHC_CAPAB, ADMA1, 0); + + val =3D FIELD_EX64(s->capareg, SDHC_CAPAB, BUS64BIT); + trace_sdhci_capareg("64-bit system bus", val); + msk =3D FIELD_DP64(msk, SDHC_CAPAB, BUS64BIT, 0); =20 /* fallback */ case 1: @@ -832,7 +843,7 @@ static void sdhci_data_transfer(void *opaque) =20 break; case SDHC_CTRL_ADMA1_32: - if (!(s->capareg & SDHC_CAN_DO_ADMA1)) { + if (!(s->capareg & R_SDHC_CAPAB_ADMA1_MASK)) { trace_sdhci_error("ADMA1 not supported"); break; } @@ -840,7 +851,7 @@ static void sdhci_data_transfer(void *opaque) sdhci_do_adma(s); break; case SDHC_CTRL_ADMA2_32: - if (!(s->capareg & SDHC_CAN_DO_ADMA2)) { + if (!(s->capareg & R_SDHC_CAPAB_ADMA2_MASK)) { trace_sdhci_error("ADMA2 not supported"); break; } @@ -848,8 +859,8 @@ static void sdhci_data_transfer(void *opaque) sdhci_do_adma(s); break; case SDHC_CTRL_ADMA2_64: - if (!(s->capareg & SDHC_CAN_DO_ADMA2) || - !(s->capareg & SDHC_64_BIT_BUS_SUPPORT)) { + if (!(s->capareg & R_SDHC_CAPAB_ADMA2_MASK) || + !(s->capareg & R_SDHC_CAPAB_BUS64BIT_MASK)) { trace_sdhci_error("64 bit ADMA not supported"); break; } --=20 2.15.1