From nobody Tue Oct 28 01:57:56 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1516208317688588.9242839511905; Wed, 17 Jan 2018 08:58:37 -0800 (PST) Received: from localhost ([::1]:47123 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ebr2q-0003cF-RB for importer@patchew.org; Wed, 17 Jan 2018 11:58:36 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:39244) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1ebqNE-00071C-Tn for qemu-devel@nongnu.org; Wed, 17 Jan 2018 11:15:38 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1ebqND-0003su-Qx for qemu-devel@nongnu.org; Wed, 17 Jan 2018 11:15:36 -0500 Received: from mail-pf0-x242.google.com ([2607:f8b0:400e:c00::242]:44253) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1ebqND-0003sZ-JU for qemu-devel@nongnu.org; Wed, 17 Jan 2018 11:15:35 -0500 Received: by mail-pf0-x242.google.com with SMTP id m26so11804371pfj.11 for ; Wed, 17 Jan 2018 08:15:35 -0800 (PST) Received: from cloudburst.twiddle.net.com (24-181-135-57.dhcp.knwc.wa.charter.com. [24.181.135.57]) by smtp.gmail.com with ESMTPSA id l10sm1099311pff.64.2018.01.17.08.15.32 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Wed, 17 Jan 2018 08:15:33 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=N1hEH1s5n+TxiokhwB/QpVBZ7vOCQFWqYn1+trLGhG0=; b=S5KHQq5ZC5PZVWGrySQHOZbAwLxNU9W+Ly/EHjuYBDegWAWLa1LOw7zZ3DEqG1sv0m FyBt4lOTzcLG78NjPaDaTuSIXoKkWN/p0ueS22AW7EKuIuaHYHR3t0xWXP/16io3187F GAzzRahIob1u+NEs7M4P3duiGqk+YKJDqJAA8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=N1hEH1s5n+TxiokhwB/QpVBZ7vOCQFWqYn1+trLGhG0=; b=YW3K3gmoPwCJB53uv+32t5HOSD79MsZRXPtcGoDKLr5mgdLJCI/WMTQAjS2dO3EDzc U+NBzJ4vM7Tl5WlCYImsmFQqTqUa97/wtKkmwiyro3WPnuo36R56utKRExn2nLO8nqo2 rwDwHNcUvj0xlxpVY3AkI1mGxLKio43G0+2Oe4JQld6pXJ7k1KeFWLRtcJMq/SRgZhXs vDIQGMaFo2lEot7c8/vmJXp2OpSuS4/1vAfgWtQWv8SG/nm6wrzTBgwAHiwgYY6LKZYl ywQVqaRMZcBHwHTxRSsU62XOQ/k9sexU5kk8gZc1UcqRdmZXBgQIzqOTGJNxxLCyFNot K9Dw== X-Gm-Message-State: AKwxytdoTcs11J3D0SRF3ySx/PqTRYMV0yhQcCm8+OelQgGvxQbtGzcj YLn80fThuVrUSj/7RQ0PAR52zbMUNQ0= X-Google-Smtp-Source: ACJfBosGFOAXLdgwGt+CqUwMOFf18bNk0vk4lgt5zzVnyRQ1u1juUQOEullYjMjF1CgDVqCI/jSwog== X-Received: by 10.98.34.27 with SMTP id i27mr4973460pfi.43.1516205734158; Wed, 17 Jan 2018 08:15:34 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Wed, 17 Jan 2018 08:14:29 -0800 Message-Id: <20180117161435.28981-15-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180117161435.28981-1-richard.henderson@linaro.org> References: <20180117161435.28981-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c00::242 Subject: [Qemu-devel] [PATCH v10.5 14/20] target/arm: Use vector infrastructure for aa64 dup/movi X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: peter.maydell@linaro.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Signed-off-by: Richard Henderson Reviewed-by: Peter Maydell --- target/arm/translate-a64.c | 83 +++++++++++++++++++-----------------------= ---- 1 file changed, 34 insertions(+), 49 deletions(-) diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index 219cc1e19d..2495414603 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -5863,38 +5863,24 @@ static void disas_simd_across_lanes(DisasContext *s= , uint32_t insn) * * size: encoded in imm5 (see ARM ARM LowestSetBit()) */ + static void handle_simd_dupe(DisasContext *s, int is_q, int rd, int rn, int imm5) { int size =3D ctz32(imm5); - int esize =3D 8 << size; - int elements =3D (is_q ? 128 : 64) / esize; - int index, i; - TCGv_i64 tmp; + int index =3D imm5 >> (size + 1); =20 if (size > 3 || (size =3D=3D 3 && !is_q)) { unallocated_encoding(s); return; } - if (!fp_access_check(s)) { return; } =20 - index =3D imm5 >> (size + 1); - - tmp =3D tcg_temp_new_i64(); - read_vec_element(s, tmp, rn, index, size); - - for (i =3D 0; i < elements; i++) { - write_vec_element(s, tmp, rd, i, size); - } - - if (!is_q) { - clear_vec_high(s, rd); - } - - tcg_temp_free_i64(tmp); + tcg_gen_gvec_dup_mem(size, vec_full_reg_offset(s, rd), + vec_reg_offset(s, rn, index, size), + is_q ? 16 : 8, vec_full_reg_size(s)); } =20 /* DUP (element, scalar) @@ -5943,9 +5929,7 @@ static void handle_simd_dupg(DisasContext *s, int is_= q, int rd, int rn, int imm5) { int size =3D ctz32(imm5); - int esize =3D 8 << size; - int elements =3D (is_q ? 128 : 64)/esize; - int i =3D 0; + uint32_t dofs, oprsz, maxsz; =20 if (size > 3 || ((size =3D=3D 3) && !is_q)) { unallocated_encoding(s); @@ -5956,12 +5940,11 @@ static void handle_simd_dupg(DisasContext *s, int i= s_q, int rd, int rn, return; } =20 - for (i =3D 0; i < elements; i++) { - write_vec_element(s, cpu_reg(s, rn), rd, i, size); - } - if (!is_q) { - clear_vec_high(s, rd); - } + dofs =3D vec_full_reg_offset(s, rd); + oprsz =3D is_q ? 16 : 8; + maxsz =3D vec_full_reg_size(s); + + tcg_gen_gvec_dup_i64(size, dofs, oprsz, maxsz, cpu_reg(s, rn)); } =20 /* INS (Element) @@ -6152,7 +6135,6 @@ static void disas_simd_mod_imm(DisasContext *s, uint3= 2_t insn) bool is_neg =3D extract32(insn, 29, 1); bool is_q =3D extract32(insn, 30, 1); uint64_t imm =3D 0; - TCGv_i64 tcg_rd, tcg_imm; int i; =20 if (o2 !=3D 0 || ((cmode =3D=3D 0xf) && is_neg && !is_q)) { @@ -6234,32 +6216,35 @@ static void disas_simd_mod_imm(DisasContext *s, uin= t32_t insn) imm =3D ~imm; } =20 - tcg_imm =3D tcg_const_i64(imm); - tcg_rd =3D new_tmp_a64(s); + if (!((cmode & 0x9) =3D=3D 0x1 || (cmode & 0xd) =3D=3D 0x9)) { + /* MOVI or MVNI, with MVNI negation handled above. */ + tcg_gen_gvec_dup64i(vec_full_reg_offset(s, rd), is_q ? 16 : 8, + vec_full_reg_size(s), imm); + } else { + TCGv_i64 tcg_imm =3D tcg_const_i64(imm); + TCGv_i64 tcg_rd =3D new_tmp_a64(s); =20 - for (i =3D 0; i < 2; i++) { - int foffs =3D i ? fp_reg_hi_offset(s, rd) : fp_reg_offset(s, rd, M= O_64); + for (i =3D 0; i < 2; i++) { + int foffs =3D vec_reg_offset(s, rd, i, MO_64); =20 - if (i =3D=3D 1 && !is_q) { - /* non-quad ops clear high half of vector */ - tcg_gen_movi_i64(tcg_rd, 0); - } else if ((cmode & 0x9) =3D=3D 0x1 || (cmode & 0xd) =3D=3D 0x9) { - tcg_gen_ld_i64(tcg_rd, cpu_env, foffs); - if (is_neg) { - /* AND (BIC) */ - tcg_gen_and_i64(tcg_rd, tcg_rd, tcg_imm); + if (i =3D=3D 1 && !is_q) { + /* non-quad ops clear high half of vector */ + tcg_gen_movi_i64(tcg_rd, 0); } else { - /* ORR */ - tcg_gen_or_i64(tcg_rd, tcg_rd, tcg_imm); + tcg_gen_ld_i64(tcg_rd, cpu_env, foffs); + if (is_neg) { + /* AND (BIC) */ + tcg_gen_and_i64(tcg_rd, tcg_rd, tcg_imm); + } else { + /* ORR */ + tcg_gen_or_i64(tcg_rd, tcg_rd, tcg_imm); + } } - } else { - /* MOVI */ - tcg_gen_mov_i64(tcg_rd, tcg_imm); + tcg_gen_st_i64(tcg_rd, cpu_env, foffs); } - tcg_gen_st_i64(tcg_rd, cpu_env, foffs); - } =20 - tcg_temp_free_i64(tcg_imm); + tcg_temp_free_i64(tcg_imm); + } } =20 /* AdvSIMD scalar copy --=20 2.14.3