From nobody Tue Oct 28 04:18:23 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1515208998976882.7434969024874; Fri, 5 Jan 2018 19:23:18 -0800 (PST) Received: from localhost ([::1]:44075 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eXf4o-0006Of-32 for importer@patchew.org; Fri, 05 Jan 2018 22:23:18 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:48407) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eXew4-0007d9-4d for qemu-devel@nongnu.org; Fri, 05 Jan 2018 22:14:17 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eXew2-0005QZ-Tt for qemu-devel@nongnu.org; Fri, 05 Jan 2018 22:14:16 -0500 Received: from mail-pg0-x241.google.com ([2607:f8b0:400e:c05::241]:42485) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eXew2-0005P7-NT for qemu-devel@nongnu.org; Fri, 05 Jan 2018 22:14:14 -0500 Received: by mail-pg0-x241.google.com with SMTP id q67so2709665pga.9 for ; Fri, 05 Jan 2018 19:14:14 -0800 (PST) Received: from cloudburst.twiddle.net (97-113-183-164.tukw.qwest.net. [97.113.183.164]) by smtp.gmail.com with ESMTPSA id g10sm17740595pfe.77.2018.01.05.19.14.12 for (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 05 Jan 2018 19:14:12 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references; bh=acxGEq2fNn/6enx58EagUxLLjzbVqjr4Z7gQAnNLh/k=; b=cYsuxqIrHTkBZa6XyRkCEJWsdA+C0WolPFkteZNbd0FzYBa3w7UP53qovdbo0tymmn 4Zv0NXD5trqPSPEil2c828WEXIvTAPrw2i5iDff0YUpJ9CkeX4LW9SJKwF0nQnP2XLeF GiGqs44jpd33G0hUPmfd84RayVafxuf3QNB6E= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references; bh=acxGEq2fNn/6enx58EagUxLLjzbVqjr4Z7gQAnNLh/k=; b=A2F6e1Y1IY2TmX4nxb9SUJy1dzFI0VX2K1Trnw4bdwjJ/S8dPtc50M/Rf+PeQ5S876 86h9FDQ+RvLNhLcVgizve7Qbb4fQY90+apWNoKHoYYha9T4cW7j7y4fs8/UY3FHTzHAz 3Rc3DYKUDULfvuztdwHI87YgHF0Q1f1IjHaFVkN2U5DOBXKEx+JEH0AMX7r368a7Gwzo oM5TjR1TJaGKkxed2gNdvrcOD3YG/rx/9XWOvHKBo5aAw6uciQHvGahf5JldhoHXmIw/ OMVRKUJ6GtiuUhJVCV59x+Y1yA635DvKHr4uPi/UqHrC4LX5krzoZ/HrhHPeqGfxWbyO WV7A== X-Gm-Message-State: AKGB3mIPcIaviqpI3dhbTaxFyEu0RM5w2JD3zYm5iuqym3NUzONEH6ka QQUfWbIFfhtzS/Rds4qv5+tbjdOpn+o= X-Google-Smtp-Source: ACJfBotfYENHvoprcLuId80pY8NmcaBbQpWjOnbMFCoKZjusmDUNHIMpKV9VfIdqmE4ubs7vrkMpIA== X-Received: by 10.101.69.13 with SMTP id n13mr4097357pgq.91.1515208453482; Fri, 05 Jan 2018 19:14:13 -0800 (PST) From: Richard Henderson To: qemu-devel@nongnu.org Date: Fri, 5 Jan 2018 19:13:38 -0800 Message-Id: <20180106031346.6650-16-richard.henderson@linaro.org> X-Mailer: git-send-email 2.14.3 In-Reply-To: <20180106031346.6650-1-richard.henderson@linaro.org> References: <20180106031346.6650-1-richard.henderson@linaro.org> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::241 Subject: [Qemu-devel] [PATCH v8 15/23] target/arm: Use vector infrastructure for aa64 mov/not/neg X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Signed-off-by: Richard Henderson --- target/arm/translate-a64.c | 43 ++++++++++++++++++++++++++++++++++++++----- 1 file changed, 38 insertions(+), 5 deletions(-) diff --git a/target/arm/translate-a64.c b/target/arm/translate-a64.c index 572af456d1..bc14c28e71 100644 --- a/target/arm/translate-a64.c +++ b/target/arm/translate-a64.c @@ -85,6 +85,7 @@ typedef void CryptoTwoOpEnvFn(TCGv_ptr, TCGv_i32, TCGv_i3= 2); typedef void CryptoThreeOpEnvFn(TCGv_ptr, TCGv_i32, TCGv_i32, TCGv_i32); =20 /* Note that the gvec expanders operate on offsets + sizes. */ +typedef void GVecGen2Fn(unsigned, uint32_t, uint32_t, uint32_t, uint32_t); typedef void GVecGen3Fn(unsigned, uint32_t, uint32_t, uint32_t, uint32_t, uint32_t); =20 @@ -4579,14 +4580,19 @@ static void handle_fp_1src_double(DisasContext *s, = int opcode, int rd, int rn) TCGv_i64 tcg_op; TCGv_i64 tcg_res; =20 + switch (opcode) { + case 0x0: /* FMOV */ + tcg_gen_gvec_mov(0, vec_full_reg_offset(s, rd), + vec_full_reg_offset(s, rn), + 8, vec_full_reg_size(s)); + return; + } + fpst =3D get_fpstatus_ptr(); tcg_op =3D read_fp_dreg(s, rn); tcg_res =3D tcg_temp_new_i64(); =20 switch (opcode) { - case 0x0: /* FMOV */ - tcg_gen_mov_i64(tcg_res, tcg_op); - break; case 0x1: /* FABS */ gen_helper_vfp_absd(tcg_res, tcg_op); break; @@ -9153,6 +9159,12 @@ static void disas_simd_3same_logic(DisasContext *s, = uint32_t insn) gvec_fn =3D tcg_gen_gvec_andc; goto do_fn; case 2: /* ORR */ + if (rn =3D=3D rm) { /* MOV */ + tcg_gen_gvec_mov(0, vec_full_reg_offset(s, rd), + vec_full_reg_offset(s, rn), + is_q ? 16 : 8, vec_full_reg_size(s)); + return; + } gvec_fn =3D tcg_gen_gvec_or; goto do_fn; case 3: /* ORN */ @@ -10032,6 +10044,7 @@ static void disas_simd_two_reg_misc(DisasContext *s= , uint32_t insn) int rmode =3D -1; TCGv_i32 tcg_rmode; TCGv_ptr tcg_fpstatus; + GVecGen2Fn *gvec_fn; =20 switch (opcode) { case 0x0: /* REV64, REV32 */ @@ -10040,8 +10053,7 @@ static void disas_simd_two_reg_misc(DisasContext *s= , uint32_t insn) return; case 0x5: /* CNT, NOT, RBIT */ if (u && size =3D=3D 0) { - /* NOT: adjust size so we can use the 64-bits-at-a-time loop. = */ - size =3D 3; + /* NOT */ break; } else if (u && size =3D=3D 1) { /* RBIT */ @@ -10293,6 +10305,27 @@ static void disas_simd_two_reg_misc(DisasContext *= s, uint32_t insn) tcg_rmode =3D NULL; } =20 + switch (opcode) { + case 0x5: + if (u && size =3D=3D 0) { /* NOT */ + gvec_fn =3D tcg_gen_gvec_not; + goto do_fn; + } + break; + case 0xb: + if (u) { /* NEG */ + gvec_fn =3D tcg_gen_gvec_neg; + goto do_fn; + } + break; + + do_fn: + gvec_fn(size, vec_full_reg_offset(s, rd), + vec_full_reg_offset(s, rn), + is_q ? 16 : 8, vec_full_reg_size(s)); + return; + } + if (size =3D=3D 3) { /* All 64-bit element operations can be shared with scalar 2misc */ int pass; --=20 2.14.3