From nobody Tue Feb 10 15:45:32 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1514570464217215.43407094721522; Fri, 29 Dec 2017 10:01:04 -0800 (PST) Received: from localhost ([::1]:48891 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eUyxr-00039R-3y for importer@patchew.org; Fri, 29 Dec 2017 13:01:03 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:57117) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eUynv-0003VO-U9 for qemu-devel@nongnu.org; Fri, 29 Dec 2017 12:50:51 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eUynu-0006tJ-Um for qemu-devel@nongnu.org; Fri, 29 Dec 2017 12:50:47 -0500 Received: from mail-qk0-x244.google.com ([2607:f8b0:400d:c09::244]:38444) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eUynu-0006sl-Pv for qemu-devel@nongnu.org; Fri, 29 Dec 2017 12:50:46 -0500 Received: by mail-qk0-x244.google.com with SMTP id l19so19373445qke.5 for ; Fri, 29 Dec 2017 09:50:46 -0800 (PST) Received: from x1.local ([138.117.48.219]) by smtp.gmail.com with ESMTPSA id t41sm24223893qtt.84.2017.12.29.09.50.44 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 29 Dec 2017 09:50:45 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=DUnzJOp3ybLWpqRL2y8MLtcAtUhD3pZOFCnJfDjYeks=; b=HJNyRUD/LBgPpN2qe/wX54zVr1EtAaC5x+3EMBSxcbvdYAvk/Eg12feEdtqCxKhAvO 3u6UKXMDkrPvRhsfFk0ATvpPOEqM2VG45LDd0as6YEM/obBtra6ShTN5rnjzpwhfAdvb 9V/h9xOJO17F4f1nhLyUuRmxYGkO93OIS2UATdLBQHTNVbl7G4K8bbbWLVeNdGLmBCn8 gT8y8UujerZLStuLDZ6X2mJqRaG1F4AAaqA0AFyoBYxo3CaCbS9OKACvL9BAAXYOsO08 FoADIHE45P9tUDEl3ZDeR+msQuBe7I0TpJQYnrRPppv2+uS5WW725fzh4riIB+UNWtUt il5A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-transfer-encoding; bh=DUnzJOp3ybLWpqRL2y8MLtcAtUhD3pZOFCnJfDjYeks=; b=A1x3Qt9NVdpwgc5jGO1/mAT3k64poAx4wSe+/0nTcvTQVTBlAFyQv5wnhq7fQkb1lq 8rRwsDmHdeLQ0fY6EvnkOQkUcVw77B4lQ1jTlKiJvM2cT1d9Ia0ADF1thC4lKWKqrFlr oYEex2y7U5zLsVh9cAP6dvFRNJFTiV+dtkgxODhcL0UjVwtyAHqwLOPYxf0ws0MWM/TK W581YogbNcGvQoTYxmdkMh83kSXRNOk5WSPS2NrfV44+fwTdVUFKhvETFpngFHF1j0GR M1t8SYr7g6Tqfrmh3zEmUV6oWTRtoi+BLMCviylNBdmZFNOJwHpIcRAfstyLKVol/ODX pb4Q== X-Gm-Message-State: AKGB3mL6U3MzHFNbusVaQP/ATgIgsXFrv1Gc1c0SgVKENmdY+K7aEUKO ucJkgFHxy0Wofcb6wSKqbrk= X-Google-Smtp-Source: ACJfBoua9poWdIv4dFaOK/QDNbsaBkV9Ro2zWPe8EjRwGkGe98x9RQSdKs1wC897TCYPmc1j68Vd0A== X-Received: by 10.55.184.132 with SMTP id i126mr11255761qkf.112.1514569846276; Fri, 29 Dec 2017 09:50:46 -0800 (PST) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: Alistair Francis , "Edgar E . Iglesias" , Peter Maydell , Andrey Smirnov Date: Fri, 29 Dec 2017 14:49:11 -0300 Message-Id: <20171229174933.1781-21-f4bug@amsat.org> X-Mailer: git-send-email 2.15.1 In-Reply-To: <20171229174933.1781-1-f4bug@amsat.org> References: <20171229174933.1781-1-f4bug@amsat.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400d:c09::244 Subject: [Qemu-devel] [PATCH v3 20/42] sdhci: add max-block-length capability (Spec v1) X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Peter Crosthwaite , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Signed-off-by: Philippe Mathieu-Daud=C3=A9 --- hw/sd/sdhci-internal.h | 1 - include/hw/sd/sdhci.h | 1 + hw/sd/sdhci.c | 38 +++++++++++++------------------------- 3 files changed, 14 insertions(+), 26 deletions(-) diff --git a/hw/sd/sdhci-internal.h b/hw/sd/sdhci-internal.h index 6944fcaf00..0561e6eaf7 100644 --- a/hw/sd/sdhci-internal.h +++ b/hw/sd/sdhci-internal.h @@ -188,7 +188,6 @@ FIELD(SDHC_ACMD12ERRSTS, INDEX_ERR, 4, 1); #define SDHC_CAN_DO_ADMA2 0x00080000 #define SDHC_CAN_DO_ADMA1 0x00100000 #define SDHC_64_BIT_BUS_SUPPORT (1 << 28) -#define SDHC_CAPAB_BLOCKSIZE(x) (((x) >> 16) & 0x3) FIELD(SDHC_CAPAB, TOCLKFREQ, 0, 6); FIELD(SDHC_CAPAB, TOUNIT, 7, 1); FIELD(SDHC_CAPAB, BASECLKFREQ, 8, 8); diff --git a/include/hw/sd/sdhci.h b/include/hw/sd/sdhci.h index 266030dc8d..2703da1d5a 100644 --- a/include/hw/sd/sdhci.h +++ b/include/hw/sd/sdhci.h @@ -103,6 +103,7 @@ typedef struct SDHCIState { bool pending_insert_quirk; /* Quirk for Raspberry Pi card insert int */ uint8_t spec_version; struct { + uint16_t max_blk_len; bool suspend; bool high_speed; bool sdma; diff --git a/hw/sd/sdhci.c b/hw/sd/sdhci.c index 738db6edcf..820d161db2 100644 --- a/hw/sd/sdhci.c +++ b/hw/sd/sdhci.c @@ -46,9 +46,6 @@ #define SDHC_CAPAB_64BITBUS 0ul /* 64-bit System Bus Support = */ #define SDHC_CAPAB_ADMA1 1ul /* ADMA1 support */ #define SDHC_CAPAB_ADMA2 1ul /* ADMA2 support */ -/* Maximum host controller R/W buffers size - * Possible values: 512, 1024, 2048 bytes */ -#define SDHC_CAPAB_MAXBLOCKLENGTH 512ul /* Maximum clock frequency for SDclock in MHz * value in range 10-63 MHz, 0 - not defined */ #define SDHC_CAPAB_BASECLKFREQ 52ul @@ -62,16 +59,6 @@ #error Capabilities features can have value 0 or 1 only! #endif =20 -#if SDHC_CAPAB_MAXBLOCKLENGTH =3D=3D 512 -#define MAX_BLOCK_LENGTH 0ul -#elif SDHC_CAPAB_MAXBLOCKLENGTH =3D=3D 1024 -#define MAX_BLOCK_LENGTH 1ul -#elif SDHC_CAPAB_MAXBLOCKLENGTH =3D=3D 2048 -#define MAX_BLOCK_LENGTH 2ul -#else -#error Max host controller block size can have value 512, 1024 or 2048 onl= y! -#endif - #if (SDHC_CAPAB_BASECLKFREQ > 0 && SDHC_CAPAB_BASECLKFREQ < 10) || \ SDHC_CAPAB_BASECLKFREQ > 63 #error SDclock frequency can have value in range 0, 10-63 only! @@ -83,7 +70,7 @@ =20 #define SDHC_CAPAB_REG_DEFAULT \ ((SDHC_CAPAB_64BITBUS << 28) | (SDHC_CAPAB_ADMA1 << 20) | \ - (SDHC_CAPAB_ADMA2 << 19) | (MAX_BLOCK_LENGTH << 16) | \ + (SDHC_CAPAB_ADMA2 << 19) | \ (SDHC_CAPAB_BASECLKFREQ << 8) | (SDHC_CAPAB_TOUNIT << 7) | \ (SDHC_CAPAB_TOCLKFREQ)) =20 @@ -92,9 +79,17 @@ static void sdhci_init_capareg(SDHCIState *s, Error **errp) { uint64_t capareg =3D 0; + uint32_t val; =20 switch (s->spec_version) { case 1: + val =3D ctz32(s->cap.max_blk_len >> 9); + if (val >=3D 0b11) { + error_setg(errp, "block size can be 512, 1024 or 2048 only"); + return; + } + capareg =3D FIELD_DP64(capareg, SDHC_CAPAB, MAXBLOCKLENGTH, val); + capareg =3D FIELD_DP64(capareg, SDHC_CAPAB, HIGHSPEED, s->cap.high= _speed); capareg =3D FIELD_DP64(capareg, SDHC_CAPAB, SDMA, s->cap.sdma); capareg =3D FIELD_DP64(capareg, SDHC_CAPAB, SUSPRESUME, s->cap.sus= pend); @@ -1175,17 +1170,7 @@ static const MemoryRegionOps sdhci_mmio_ops =3D { =20 static inline unsigned int sdhci_get_fifolen(SDHCIState *s) { - switch (SDHC_CAPAB_BLOCKSIZE(s->capareg)) { - case 0: - return 512; - case 1: - return 1024; - case 2: - return 2048; - default: - hw_error("SDHC: unsupported value for maximum block size\n"); - return 0; - } + return 1 << (9 + FIELD_EX32(s->capareg, SDHC_CAPAB, MAXBLOCKLENGTH)); } =20 static void sdhci_init_readonly_registers(SDHCIState *s, Error **errp) @@ -1313,6 +1298,9 @@ const VMStateDescription sdhci_vmstate =3D { static Property sdhci_properties[] =3D { DEFINE_PROP_UINT8("sd-spec-version", SDHCIState, spec_version, 1), =20 + /* Maximum host controller R/W buffers size + * Possible values: 512, 1024, 2048 bytes */ + DEFINE_PROP_UINT16("max-block-length", SDHCIState, cap.max_blk_len, 51= 2), /* DMA */ DEFINE_PROP_BOOL("sdma", SDHCIState, cap.sdma, true), /* Suspend/resume support */ --=20 2.15.1