From nobody Tue Feb 10 05:41:38 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (208.118.235.17 [208.118.235.17]) by mx.zohomail.com with SMTPS id 1509461824175722.7962157223417; Tue, 31 Oct 2017 07:57:04 -0700 (PDT) Received: from localhost ([::1]:45995 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1e9XyM-0001kx-6z for importer@patchew.org; Tue, 31 Oct 2017 10:56:58 -0400 Received: from eggs.gnu.org ([2001:4830:134:3::10]:59283) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1e9XwW-0000aY-Ka for qemu-devel@nongnu.org; Tue, 31 Oct 2017 10:55:05 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1e9XwU-00070x-BS for qemu-devel@nongnu.org; Tue, 31 Oct 2017 10:55:04 -0400 Received: from mail-wr0-x241.google.com ([2a00:1450:400c:c0c::241]:51335) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1e9XwU-00070S-2U for qemu-devel@nongnu.org; Tue, 31 Oct 2017 10:55:02 -0400 Received: by mail-wr0-x241.google.com with SMTP id j15so16216175wre.8 for ; Tue, 31 Oct 2017 07:55:01 -0700 (PDT) Received: from zen.linaro.local ([81.128.185.34]) by smtp.gmail.com with ESMTPSA id m26sm1486912wrb.81.2017.10.31.07.54.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 31 Oct 2017 07:54:58 -0700 (PDT) Received: from zen.linaroharston (localhost [127.0.0.1]) by zen.linaro.local (Postfix) with ESMTP id C9E443E0DA9; Tue, 31 Oct 2017 14:54:57 +0000 (GMT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=MkYi4FkFidhmAtOxL7Y+t+aJmEgP/SyEoQB8/Z3LF2U=; b=fH70PIu32KnxXIk7e2bjtSRjynlFoXh+lnWHzd+PJOkGv1SHZMYLJr9Q01ScgPPOR3 TUAyHijwpjbhzSOKqiEsmjecThrQfD5ZS4X5gVsUaA4OpTOoXHG+RTkSEHMlf9QAvZPl l3fILFRz/AkKFVhlFnW8efXZ8+1TbAuIyWgos= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=MkYi4FkFidhmAtOxL7Y+t+aJmEgP/SyEoQB8/Z3LF2U=; b=H6/c2R+XbZYz+MN5KY6lvPZ5iJvqIoZASmj75ycYjGuTyzNPW75lCphroK//mFptDk 1M09XgOCgtL1uDByHY6RZcjMmPECh0UTPXPTLbfzTtfL9asJWHXfQeCpjElHlNf+Q41O DLgvRElM/QDVw2DcrksXcpPENSvcdXFC4NWhsLktC+KugO4ndtUqpKSr5mXuwI8lI9i9 bv6quCRKxkTYPQLKp+nafBU9Cij7CnBo+muhL6OwG+zw8z1VDn69TNSzxCZvmRVHVwGv /Wgg7EXpgJf1Hf2ELJJZumhplVy9DZEOBe6Q65j88PflTpb3HFyUPu8+NBJsSVysDCeT I7OQ== X-Gm-Message-State: AMCzsaWeZkyFaGW8YGZQK+IU1xFDWK6vv43Mu/xR+nxsNnNSQYMJpFRj n/1w4oGh1c1MfDw7LPjFFMO/Rg== X-Google-Smtp-Source: ABhQp+Sucsyzo5ATS6U7RHzMiUCDl7FNjeg2g808X37HMyZqF/35MUtL1X14KWeQ8rNvIiO5WFMczw== X-Received: by 10.223.182.19 with SMTP id f19mr2221491wre.166.1509461700750; Tue, 31 Oct 2017 07:55:00 -0700 (PDT) From: =?UTF-8?q?Alex=20Benn=C3=A9e?= To: peter.maydell@linaro.org Date: Tue, 31 Oct 2017 14:54:41 +0000 Message-Id: <20171031145444.13766-5-alex.bennee@linaro.org> X-Mailer: git-send-email 2.14.2 In-Reply-To: <20171031145444.13766-1-alex.bennee@linaro.org> References: <20171031145444.13766-1-alex.bennee@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:400c:c0c::241 Subject: [Qemu-devel] [RISU PATCH 4/7] aarch64.risu: update AdvancedSIMD across lanes X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: qemu-arm@nongnu.org, =?UTF-8?q?Alex=20Benn=C3=A9e?= , qemu-devel@nongnu.org Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 - sorted alphabetically - aligned the instructions patterns Signed-off-by: Alex Benn=C3=A9e --- aarch64.risu | 81 ++++++++++++++++++++++++++++++--------------------------= ---- 1 file changed, 40 insertions(+), 41 deletions(-) diff --git a/aarch64.risu b/aarch64.risu index f3e588b..9667ef7 100644 --- a/aarch64.risu +++ b/aarch64.risu @@ -1953,50 +1953,49 @@ ZIP2 A64_V 0 Q:1 001110 size:2 0 rm:5 0 111 10 rn:5= rd:5 \ # ReservedValue: break the !($size =3D=3D 3 && $Q =3D=3D 0) constraint ZIP2_RES A64_V 0 0 001110 11 0 rm:5 0 111 10 rn:5 rd:5 =20 -# C3.6.4 AdvSIMD across lanes +# C4-286 AdvSIMD across vector lanes # 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 12 11 10 9 5 4 0 # 0 Q U 0 1 1 1 0 size 1 1 0 0 0 opcode 1 0 Rn Rd =20 -SADDLV A64_V 0 Q:1 0 01110 size:2 11000 00011 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -SADDLV_RES A64_V 0 0 0 01110 10 11000 00011 10 rn:5 rd:5 - -SMAXV A64_V 0 Q:1 0 01110 size:2 11000 01010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -SMAXV_RES A64_V 0 0 0 01110 10 11000 01010 10 rn:5 rd:5 - -SMINV A64_V 0 Q:1 0 01110 size:2 11000 11010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -SMINV_RES A64_V 0 0 0 01110 10 11000 11010 10 rn:5 rd:5 - -ADDV A64_V 0 Q:1 0 01110 size:2 11000 11011 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -ADDV_RES A64_V 0 0 0 01110 10 11000 11011 10 rn:5 rd:5 - -UADDLV A64_V 0 Q:1 1 01110 size:2 11000 00011 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -UADDLV_RES A64_V 0 0 1 01110 10 11000 00011 10 rn:5 rd:5 - -UMAXV A64_V 0 Q:1 1 01110 size:2 11000 01010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -UMAXV_RES A64_V 0 0 1 01110 10 11000 01010 10 rn:5 rd:5 - -UMINV A64_V 0 Q:1 1 01110 size:2 11000 11010 10 rn:5 rd:5 \ -!constraints { $size < 2 || ($size =3D=3D 2 && $Q =3D=3D 1); } -# ReservedValue: break the constraint (size=3D=3D2) =3D> (Q=3D1) -UMINV_RES A64_V 0 0 1 01110 10 11000 11010 10 rn:5 rd:5 - -FMAXNMV A64_V 0 1 1 01110 00 11000 01100 10 rn:5 rd:5 -FMAXV A64_V 0 1 1 01110 00 11000 01111 10 rn:5 rd:5 - -FMINNMV A64_V 0 1 1 01110 10 11000 01100 10 rn:5 rd:5 -FMINV A64_V 0 1 1 01110 10 11000 01111 10 rn:5 rd:5 +ADDV A64_V 0 Q:1 0 01110 s:2 11000 11011 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +ADDV_RES A64_V 0 0 0 01110 10 11000 11011 10 rn:5 rd:5 + +FMAXNMV A64_V 0 1 1 01110 00 11000 01100 10 rn:5 rd:5 +FMAXV A64_V 0 1 1 01110 00 11000 01111 10 rn:5 rd:5 +FMINNMV A64_V 0 1 1 01110 10 11000 01100 10 rn:5 rd:5 +FMINV A64_V 0 1 1 01110 10 11000 01111 10 rn:5 rd:5 + +SADDLV A64_V 0 Q:1 0 01110 s:2 11000 00011 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +SADDLV_RES A64_V 0 0 0 01110 10 11000 00011 10 rn:5 rd:5 + +SMAXV A64_V 0 Q:1 0 01110 s:2 11000 01010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +SMAXV_RES A64_V 0 0 0 01110 10 11000 01010 10 rn:5 rd:5 + +SMINV A64_V 0 Q:1 0 01110 s:2 11000 11010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +SMINV_RES A64_V 0 0 0 01110 10 11000 11010 10 rn:5 rd:5 + +UADDLV A64_V 0 Q:1 1 01110 s:2 11000 00011 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +UADDLV_RES A64_V 0 0 1 01110 10 11000 00011 10 rn:5 rd:5 + +UMAXV A64_V 0 Q:1 1 01110 s:2 11000 01010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +UMAXV_RES A64_V 0 0 1 01110 10 11000 01010 10 rn:5 rd:5 + +UMINV A64_V 0 Q:1 1 01110 s:2 11000 11010 10 rn:5 rd:5 \ +!constraints { $s < 2 || ($s =3D=3D 2 && $Q =3D=3D 1); } +# ReservedValue: break the constraint (s=3D=3D2) =3D> (Q=3D1) +UMINV_RES A64_V 0 0 1 01110 10 11000 11010 10 rn:5 rd:5 =20 # C3.6.5 AdvSIMD copy # 31 30 29 28 27 26 25 24 23 22 21 20 16 15 14 11 10 9 5 4 0 --=20 2.14.2