From nobody Sun Sep 28 00:37:04 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=redhat.com ARC-Seal: i=1; a=rsa-sha256; t=1561083605; cv=none; d=zoho.com; s=zohoarc; b=jwesO/kEhb5PCm1NjdoW2rYEyhp+oSuZsG9rgVNb7VLt7LLg4ZdfG7KQy0KI3JPwR+4rGrY+jTrWzP4XWhT9Z7glJo/1taUxjfoJu0cN33Id7X9cP+Ibrzx6tXLkIMLhIpO4ZoxX070jB7c110rmYmi8o8qZNwiaiBgy6cOlnlw= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1561083605; h=Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:Message-ID:References:Sender:Subject:To:ARC-Authentication-Results; bh=yJQvGCIAx/7TCPsH6MnF6RRvIVhWqu77d3ySjfEx700=; b=M3fpnoIXzS9frW6zmQjrBH1EGPf6Z6xRcSpF57O4DM1SHErB/dIRTMheYCN+cgP7KTaphUxisemVgWlMKhAqWwJ3uhz1zkbu8kBR2E/me3oyFOmolHErRqKubawtDOukLu2m2MRoqIE/vBA984jfRRuSTv94ToTd2l82R8L7yvQ= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (209.51.188.17 [209.51.188.17]) by mx.zohomail.com with SMTPS id 1561083605757332.2812497808476; Thu, 20 Jun 2019 19:20:05 -0700 (PDT) Received: from localhost ([::1]:54218 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1he99j-0007Eg-HE for importer@patchew.org; Thu, 20 Jun 2019 22:19:59 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:41237) by lists.gnu.org with esmtp (Exim 4.86_2) (envelope-from ) id 1he8a5-0006di-Rb for qemu-devel@nongnu.org; Thu, 20 Jun 2019 21:43:12 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1he8a2-0006dH-S8 for qemu-devel@nongnu.org; Thu, 20 Jun 2019 21:43:09 -0400 Received: from mail-wr1-x443.google.com ([2a00:1450:4864:20::443]:37459) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1he8a2-0006K0-5U for qemu-devel@nongnu.org; Thu, 20 Jun 2019 21:43:06 -0400 Received: by mail-wr1-x443.google.com with SMTP id v14so4888451wrr.4 for ; Thu, 20 Jun 2019 18:42:46 -0700 (PDT) Received: from 640k.lan ([93.56.166.5]) by smtp.gmail.com with ESMTPSA id d1sm1123125wru.41.2019.06.20.18.42.44 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 20 Jun 2019 18:42:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:in-reply-to:references; bh=yJQvGCIAx/7TCPsH6MnF6RRvIVhWqu77d3ySjfEx700=; b=Rdt2DoSYV/UU3MZOrtmqtE9eMks9fHVe4ADgKWeMnDWiUCYy4aW4c9Zv8WGou1R8jQ zynZQ8P3VoqatHzvB3i8irighvm6CZ2o/jUpHxSid2CxiNKnt3eU9A+eE8jKd9TYqEAo sAlRda01wUcpJUSGMQRFxwXOtEK+NXsFERjs6DjiWQa9vg2UVGsQr9W7y/x8C80MQX+d QWfpwEGEUc9wMXPCV/gxIdrL1NhhTTsByGjVSzsQ8DciWN3msHHYvxxlSkWv+p6uP1xL zMuwzSmABm25M9aHALj18RyIEuqhUxMKU+ezsMxktbv5w8ACSZKAlxsM03KWWQTrDlo4 JJ/A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :in-reply-to:references; bh=yJQvGCIAx/7TCPsH6MnF6RRvIVhWqu77d3ySjfEx700=; b=nNgjKdjtTXltmjBsc0jmzM+6OunsHNbBkkOsJBkAPdupnlOg89iVqM9c5pLif6Gi2n Ruygcm6Ov2OFHC5FA7pfKBrt3HIU9ShLTKMdAXHRZFtzpl0v2rfIL4lx5ucGGi7kxose qVBWiaroeMk5PT0WC1Chuv3ILtGh51meOuju65OqYU9o13cTbiWy4RhDFk0me/4EEnhh tShlqzYu4ppDoQW/whvXggvpqgneGHQf5kp/IbFMd44FpNMPh6dxcncUy0uaUSLTfMg2 5013vqIJ4w4Nv7nUmUGMwH2CYxShkG635XBEhC+rnZTH1Aom+RpmWwuo3USwXzICXAXY 4bjA== X-Gm-Message-State: APjAAAUmcYsdT24e3yPOPXB+3zWcy5ivMdwnuKseVqgONf3os1CEoXLF ENlqJVbmq+X93iUa+G8jzxQ1Hxt6 X-Google-Smtp-Source: APXvYqx9BiCLvk8QnEOXe5jvKgtuALKQm9GuPAEPVhCXO61YX2EdmgpFIFPu88BgFFW3k/JjynvVRQ== X-Received: by 2002:adf:ef8d:: with SMTP id d13mr76809361wro.60.1561081365150; Thu, 20 Jun 2019 18:42:45 -0700 (PDT) From: Paolo Bonzini To: qemu-devel@nongnu.org Date: Fri, 21 Jun 2019 03:42:17 +0200 Message-Id: <1561081350-3723-13-git-send-email-pbonzini@redhat.com> X-Mailer: git-send-email 1.8.3.1 In-Reply-To: <1561081350-3723-1-git-send-email-pbonzini@redhat.com> References: <1561081350-3723-1-git-send-email-pbonzini@redhat.com> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2a00:1450:4864:20::443 Subject: [Qemu-devel] [PULL 12/25] target/i386: define a new MSR based feature word - FEAT_CORE_CAPABILITY X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Xiaoyao Li Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" From: Xiaoyao Li MSR IA32_CORE_CAPABILITY is a feature-enumerating MSR, which only enumerates the feature split lock detection (via bit 5) by now. The existence of MSR IA32_CORE_CAPABILITY is enumerated by CPUID.7_0:EDX[30= ]. The latest kernel patches about them can be found here: https://lkml.org/lkml/2019/4/24/1909 Signed-off-by: Xiaoyao Li Message-Id: <20190617153654.916-1-xiaoyao.li@linux.intel.com> Signed-off-by: Paolo Bonzini --- target/i386/cpu.c | 22 +++++++++++++++++++++- target/i386/cpu.h | 5 +++++ target/i386/kvm.c | 9 +++++++++ 3 files changed, 35 insertions(+), 1 deletion(-) diff --git a/target/i386/cpu.c b/target/i386/cpu.c index 7beb8ab..c330fd9 100644 --- a/target/i386/cpu.c +++ b/target/i386/cpu.c @@ -1085,7 +1085,7 @@ static FeatureWordInfo feature_word_info[FEATURE_WORD= S] =3D { NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, "spec-ctrl", "stibp", - NULL, "arch-capabilities", NULL, "ssbd", + NULL, "arch-capabilities", "core-capability", "ssbd", }, .cpuid =3D { .eax =3D 7, @@ -1203,6 +1203,26 @@ static FeatureWordInfo feature_word_info[FEATURE_WOR= DS] =3D { } }, }, + [FEAT_CORE_CAPABILITY] =3D { + .type =3D MSR_FEATURE_WORD, + .feat_names =3D { + NULL, NULL, NULL, NULL, + NULL, "split-lock-detect", NULL, NULL, + NULL, NULL, NULL, NULL, + NULL, NULL, NULL, NULL, + NULL, NULL, NULL, NULL, + NULL, NULL, NULL, NULL, + NULL, NULL, NULL, NULL, + NULL, NULL, NULL, NULL, + }, + .msr =3D { + .index =3D MSR_IA32_CORE_CAPABILITY, + .cpuid_dep =3D { + FEAT_7_0_EDX, + CPUID_7_0_EDX_CORE_CAPABILITY, + }, + }, + }, }; =20 typedef struct X86RegisterInfo32 { diff --git a/target/i386/cpu.h b/target/i386/cpu.h index 7470acf..7f48136 100644 --- a/target/i386/cpu.h +++ b/target/i386/cpu.h @@ -345,6 +345,7 @@ typedef enum X86Seg { #define MSR_IA32_SPEC_CTRL 0x48 #define MSR_VIRT_SSBD 0xc001011f #define MSR_IA32_PRED_CMD 0x49 +#define MSR_IA32_CORE_CAPABILITY 0xcf #define MSR_IA32_ARCH_CAPABILITIES 0x10a #define MSR_IA32_TSCDEADLINE 0x6e0 =20 @@ -496,6 +497,7 @@ typedef enum FeatureWord { FEAT_XSAVE_COMP_LO, /* CPUID[EAX=3D0xd,ECX=3D0].EAX */ FEAT_XSAVE_COMP_HI, /* CPUID[EAX=3D0xd,ECX=3D0].EDX */ FEAT_ARCH_CAPABILITIES, + FEAT_CORE_CAPABILITY, FEATURE_WORDS, } FeatureWord; =20 @@ -687,6 +689,7 @@ typedef uint32_t FeatureWordArray[FEATURE_WORDS]; #define CPUID_7_0_EDX_AVX512_4FMAPS (1U << 3) /* AVX512 Multiply Accumulat= ion Single Precision */ #define CPUID_7_0_EDX_SPEC_CTRL (1U << 26) /* Speculation Control */ #define CPUID_7_0_EDX_ARCH_CAPABILITIES (1U << 29) /*Arch Capabilities*/ +#define CPUID_7_0_EDX_CORE_CAPABILITY (1U << 30) /*Core Capability*/ #define CPUID_7_0_EDX_SPEC_CTRL_SSBD (1U << 31) /* Speculative Store Bypa= ss Disable */ =20 #define CPUID_8000_0008_EBX_WBNOINVD (1U << 9) /* Write back and @@ -734,6 +737,8 @@ typedef uint32_t FeatureWordArray[FEATURE_WORDS]; #define MSR_ARCH_CAP_SKIP_L1DFL_VMENTRY (1U << 3) #define MSR_ARCH_CAP_SSB_NO (1U << 4) =20 +#define MSR_CORE_CAP_SPLIT_LOCK_DETECT (1U << 5) + /* Supported Hyper-V Enlightenments */ #define HYPERV_FEAT_RELAXED 0 #define HYPERV_FEAT_VAPIC 1 diff --git a/target/i386/kvm.c b/target/i386/kvm.c index a323b1f..279f99a 100644 --- a/target/i386/kvm.c +++ b/target/i386/kvm.c @@ -95,6 +95,7 @@ static bool has_msr_spec_ctrl; static bool has_msr_virt_ssbd; static bool has_msr_smi_count; static bool has_msr_arch_capabs; +static bool has_msr_core_capabs; =20 static uint32_t has_architectural_pmu_version; static uint32_t num_architectural_pmu_gp_counters; @@ -1842,6 +1843,9 @@ static int kvm_get_supported_msrs(KVMState *s) case MSR_IA32_ARCH_CAPABILITIES: has_msr_arch_capabs =3D true; break; + case MSR_IA32_CORE_CAPABILITY: + has_msr_core_capabs =3D true; + break; } } } @@ -2368,6 +2372,11 @@ static int kvm_put_msrs(X86CPU *cpu, int level) env->features[FEAT_ARCH_CAPABILITIES]); } =20 + if (has_msr_core_capabs) { + kvm_msr_entry_add(cpu, MSR_IA32_CORE_CAPABILITY, + env->features[FEAT_CORE_CAPABILITY]); + } + /* * The following MSRs have side effects on the guest or are too heavy * for normal writeback. Limit them to reset or full state updates. --=20 1.8.3.1