From nobody Fri Apr 19 03:17:45 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1557814077; cv=none; d=zoho.com; s=zohoarc; b=HpE545NE6OPbueZKzNihgun0Gy3biIGrFUEooZ5L2JHOAuxDjss6n52nyEZthp+UlAdgaqbvV6kZOqL4G+7b/F3dAvabdOZd9NqM2ey+ePzL9mnXe3+KgERCLHBEdN9ty1MzxvJWpWQmjKOm8ewZcG3kNIy7sW+PqW5jjjW1DNA= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1557814077; h=Content-Type:Content-Transfer-Encoding:Cc:Date:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:To:ARC-Authentication-Results; bh=UrRUImMU/16S9UAMUsLS/q7MrwOXI/8T+fLWmLkbtpk=; b=ncLzMtFzRwB5GZtuHduRWZs2kCbL6YzBsTZaxyhlssxMg8UtHzZE3K1avI1t1w4/cIP6VmEWkKTlNQgpy6A4lPLJtUn5ZUeN2UUHgvtfuDiksGDb2Y1xtbhIuScZMufe5kis98c9TVuvIw4xHbyW0tbdOtnTq65osv67Rw8KdgU= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=fail header.from= (p=none dis=none) header.from= Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1557814077891235.93181354433352; Mon, 13 May 2019 23:07:57 -0700 (PDT) Received: from localhost ([127.0.0.1]:39955 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hQQbS-0000xt-OG for importer@patchew.org; Tue, 14 May 2019 02:07:54 -0400 Received: from eggs.gnu.org ([209.51.188.92]:46442) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1hQQaX-0000eY-UR for qemu-devel@nongnu.org; Tue, 14 May 2019 02:06:58 -0400 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1hQQaU-0004mb-2w for qemu-devel@nongnu.org; Tue, 14 May 2019 02:06:55 -0400 Received: from mail-pf1-x443.google.com ([2607:f8b0:4864:20::443]:45015) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1hQQaS-0004fk-0a for qemu-devel@nongnu.org; Tue, 14 May 2019 02:06:52 -0400 Received: by mail-pf1-x443.google.com with SMTP id g9so8505231pfo.11 for ; Mon, 13 May 2019 23:06:44 -0700 (PDT) Received: from localhost.localdomain ([203.205.141.123]) by smtp.googlemail.com with ESMTPSA id a80sm41480296pfj.105.2019.05.13.23.06.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 13 May 2019 23:06:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=UrRUImMU/16S9UAMUsLS/q7MrwOXI/8T+fLWmLkbtpk=; b=cQxM4/0chR+C985qN3q14TJSSikOLPQqUpuR37SNGjCMNW7I4SwIC9ugrS2PjIeKDA xu9VgedpqyFLsmmcPlCX/9Gyd/lHPncrrOg6xsNJoDMBE9nnc1RXzmCRAHDE8djyCkMm NG/pKYbP6SF8aOqUOOAA7BiSOeUqvFWTbZaN6apKw83TBsBnh1CuTYePPJd4o1fSLC8o SIvs0WAoRjQBC/sKwi8PFTBoNOMZLAMCyP1v/UDu6kcFeeC1bQPWtrfH2XxGEsq7fWD0 eMiBYqosKLCuuKCPJPxFWnQIPUcHxLEHRgG4li3+8AcHJXkJwD+x0fX3XzNGMAKHzXd5 fsEg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=UrRUImMU/16S9UAMUsLS/q7MrwOXI/8T+fLWmLkbtpk=; b=fFPTiSqe0q1efMIFDJVI3NxajFweWGhJpWbgQnNRoE/P42v8CujmEHMMwRt6Uh3IfM tr9ouP/igXOjqBZE1YjsPO64uNJ0AIXVnHBCKX9N8IJnY/Y3KcwH1IQt8MSfT9+ogykV hK4v82dlcIJBMNOED5ZXXve94d0A44i7cJEwTtCs8uviHRY9EM7894umoBnXcavnVYnD k2dXPrIETWsZ+Th3wyL4kOWZnf1C8KfeyMKBr2RjV5/gZEhLx70zRvze79NSc+idSsC0 OLI3WuHrkX10FEL+ivtowB2GAk/N+3ct3JK2BN/MpcUmqdcHqnEfxt+8oglS6jMl0bXK JPfQ== X-Gm-Message-State: APjAAAV3ejFa/Y9Vpbb7t8A68r67BPyUQtowIaxLSGvLzrAQXqUWFwDx HfblJEnbDWQAzLIJZMJutW7mfauv X-Google-Smtp-Source: APXvYqyln5zEc+3GWTHA6GymIAAfFqv+OL+uw6EJvSUs0EIPQ0z+P7AJ7eAmy0a5hXlJz0zthX18Sg== X-Received: by 2002:a62:d044:: with SMTP id p65mr19008527pfg.37.1557814003379; Mon, 13 May 2019 23:06:43 -0700 (PDT) From: Wanpeng Li X-Google-Original-From: Wanpeng Li To: qemu-devel@nongnu.org, kvm@vger.kernel.org Date: Tue, 14 May 2019 14:06:39 +0800 Message-Id: <1557813999-9175-1-git-send-email-wanpengli@tencent.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:4864:20::443 Subject: [Qemu-devel] [PATCH] i386: Enable IA32_MISC_ENABLE MWAIT bit when exposing mwait/monitor X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Paolo Bonzini , Eduardo Habkost , =?UTF-8?q?Radim=20Kr=C4=8Dm=C3=A1=C5=99?= Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) From: Wanpeng Li The CPUID.01H:ECX[bit 3] ought to mirror the value of the MSR=20 IA32_MISC_ENABLE MWAIT bit and as userspace has control of them=20 both, it is userspace's job to configure both bits to match on=20 the initial setup. Cc: Eduardo Habkost Cc: Paolo Bonzini Cc: Radim Kr=C4=8Dm=C3=A1=C5=99 Signed-off-by: Wanpeng Li --- target/i386/cpu.c | 3 +++ target/i386/cpu.h | 1 + 2 files changed, 4 insertions(+) diff --git a/target/i386/cpu.c b/target/i386/cpu.c index 722c551..40b6108 100644 --- a/target/i386/cpu.c +++ b/target/i386/cpu.c @@ -4729,6 +4729,9 @@ static void x86_cpu_reset(CPUState *s) =20 env->pat =3D 0x0007040600070406ULL; env->msr_ia32_misc_enable =3D MSR_IA32_MISC_ENABLE_DEFAULT; + if (enable_cpu_pm) { + env->msr_ia32_misc_enable |=3D MSR_IA32_MISC_ENABLE_MWAIT; + } =20 memset(env->dr, 0, sizeof(env->dr)); env->dr[6] =3D DR6_FIXED_1; diff --git a/target/i386/cpu.h b/target/i386/cpu.h index 0128910..b94c329 100644 --- a/target/i386/cpu.h +++ b/target/i386/cpu.h @@ -387,6 +387,7 @@ typedef enum X86Seg { #define MSR_IA32_MISC_ENABLE 0x1a0 /* Indicates good rep/movs microcode on some processors: */ #define MSR_IA32_MISC_ENABLE_DEFAULT 1 +#define MSR_IA32_MISC_ENABLE_MWAIT (1ULL << 18) =20 #define MSR_MTRRphysBase(reg) (0x200 + 2 * (reg)) #define MSR_MTRRphysMask(reg) (0x200 + 2 * (reg) + 1) --=20 2.7.4