From nobody Fri Oct 24 20:16:11 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [208.118.235.17]) by mx.zohomail.com with SMTPS id 1519684640362476.0222939731491; Mon, 26 Feb 2018 14:37:20 -0800 (PST) Received: from localhost ([::1]:33583 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eqROZ-0003v3-3K for importer@patchew.org; Mon, 26 Feb 2018 17:37:19 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:49592) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eqR83-0006p9-6F for qemu-devel@nongnu.org; Mon, 26 Feb 2018 17:20:16 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eqR81-0005ZN-N2 for qemu-devel@nongnu.org; Mon, 26 Feb 2018 17:20:15 -0500 Received: from mail-pl0-x241.google.com ([2607:f8b0:400e:c01::241]:42508) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eqR81-0005Y1-En for qemu-devel@nongnu.org; Mon, 26 Feb 2018 17:20:13 -0500 Received: by mail-pl0-x241.google.com with SMTP id 31so10114575ple.9 for ; Mon, 26 Feb 2018 14:20:13 -0800 (PST) Received: from localhost.localdomain (125-237-39-90.jetstream.xtra.co.nz. [125.237.39.90]) by smtp.gmail.com with ESMTPSA id n14sm13592702pfj.154.2018.02.26.14.20.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 26 Feb 2018 14:20:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=cR5eHxBntX3VLd2OzMR3IstrbuFW0kNJ+ZI0k0YEW+g=; b=SIRLU5QE+cZber1XasDINh0aJXx0DvsW3jcByZ4Bt6yIn/+CX3HboRMlFLmm8pYoSO DqDirB+pgWLSJwPWha7DYJYlclmeY5DKBzwCZVIj2NlJg+M7IRMWmDqurDOdSrXzL3u5 7XRlt2kw+WQvXljQcCjaLXb87CV0s2DI1BQLpYybAPSfB43QyLIG8nuSjcy+M7PukC4y JcdbsGTn3S2jo7iRGnTR4g/MPxnkbyXeLa6Xy2Ic1+KOxkwa+TLPfPXX8oVkTxPj74O0 d07Aee0LcKNOZw6qCuba63aMdZYfw7FcYuWwzFvYpWcVQZRNuEpqblKBIfoAdqLU9XLE HtQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=cR5eHxBntX3VLd2OzMR3IstrbuFW0kNJ+ZI0k0YEW+g=; b=bP6nxqinhIv2mv0tHgscW0/37XsCZRIBs8SjfQbm+f1bKDUjllTALOtcB7ZkRTuks8 KLyqQer9qGdRMzsvvGEh4WsCV22GMOJiGp81e4pMtXjU9i7XEbngQzIxAWn3geLhJh+u dQA6lvyhwteJ52IK6XoqrvpfHyMct/K3YQII+Huz66Caf8IHV9logz1w0vbB0dNUQbLu zwVpi8mBVKM3tCdy3IxyH/ZWd5IamPw24dqhuAwmEseB5G6dWDv5H6swrEtaMWkiv2+t 7Q/dxLhShMvmkv8jWXZo80kMpdG87BhLmOM3v/Ni3T/6wTMVdkP7NJMc5VJzufxg4D2b FVMQ== X-Gm-Message-State: APf1xPAasx+EKSh9URmSAhyNpNrx4S2wHUoInunUHbOkJi8oxtluldea 9k1Ouj+qOSbIVSarahnUIULgQwM6sjM= X-Google-Smtp-Source: AH8x227wP+jdphcigo3lRGY3DOoOQiINTTlJWaPiSvM3n4MIt83rpxat3sGdKcCZbTVYJTrpD9hknQ== X-Received: by 2002:a17:902:64d7:: with SMTP id y23-v6mr11998610pli.258.1519683612492; Mon, 26 Feb 2018 14:20:12 -0800 (PST) From: Michael Clark To: qemu-devel@nongnu.org Date: Tue, 27 Feb 2018 11:17:54 +1300 Message-Id: <1519683480-33201-18-git-send-email-mjc@sifive.com> X-Mailer: git-send-email 2.7.0 In-Reply-To: <1519683480-33201-1-git-send-email-mjc@sifive.com> References: <1519683480-33201-1-git-send-email-mjc@sifive.com> X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c01::241 Subject: [Qemu-devel] [PATCH v7 17/23] SiFive RISC-V Test Finisher X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Bastian Koppelmann , Michael Clark , Palmer Dabbelt , Sagar Karandikar , RISC-V Patches Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Test finisher memory mapped device used to exit simulation. Acked-by: Richard Henderson Signed-off-by: Michael Clark --- hw/riscv/sifive_test.c | 93 ++++++++++++++++++++++++++++++++++++++= ++++ include/hw/riscv/sifive_test.h | 42 +++++++++++++++++++ 2 files changed, 135 insertions(+) create mode 100644 hw/riscv/sifive_test.c create mode 100644 include/hw/riscv/sifive_test.h diff --git a/hw/riscv/sifive_test.c b/hw/riscv/sifive_test.c new file mode 100644 index 0000000..8abd2cd --- /dev/null +++ b/hw/riscv/sifive_test.c @@ -0,0 +1,93 @@ +/* + * QEMU SiFive Test Finisher + * + * Copyright (c) 2018 SiFive, Inc. + * + * Test finisher memory mapped device used to exit simulation + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License f= or + * more details. + * + * You should have received a copy of the GNU General Public License along= with + * this program. If not, see . + */ + +#include "qemu/osdep.h" +#include "hw/sysbus.h" +#include "target/riscv/cpu.h" +#include "hw/riscv/sifive_test.h" + +static uint64_t sifive_test_read(void *opaque, hwaddr addr, unsigned int s= ize) +{ + return 0; +} + +static void sifive_test_write(void *opaque, hwaddr addr, + uint64_t val64, unsigned int size) +{ + if (addr =3D=3D 0) { + int status =3D val64 & 0xffff; + int code =3D (val64 >> 16) & 0xffff; + switch (status) { + case FINISHER_FAIL: + exit(code); + case FINISHER_PASS: + exit(0); + default: + break; + } + } + hw_error("%s: write: addr=3D0x%x val=3D0x%016" PRIx64 "\n", + __func__, (int)addr, val64); +} + +static const MemoryRegionOps sifive_test_ops =3D { + .read =3D sifive_test_read, + .write =3D sifive_test_write, + .endianness =3D DEVICE_NATIVE_ENDIAN, + .valid =3D { + .min_access_size =3D 4, + .max_access_size =3D 4 + } +}; + +static void sifive_test_init(Object *obj) +{ + SiFiveTestState *s =3D SIFIVE_TEST(obj); + + memory_region_init_io(&s->mmio, obj, &sifive_test_ops, s, + TYPE_SIFIVE_TEST, 0x1000); + sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio); +} + +static const TypeInfo sifive_test_info =3D { + .name =3D TYPE_SIFIVE_TEST, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(SiFiveTestState), + .instance_init =3D sifive_test_init, +}; + +static void sifive_test_register_types(void) +{ + type_register_static(&sifive_test_info); +} + +type_init(sifive_test_register_types) + + +/* + * Create Test device. + */ +DeviceState *sifive_test_create(hwaddr addr) +{ + DeviceState *dev =3D qdev_create(NULL, TYPE_SIFIVE_TEST); + qdev_init_nofail(dev); + sysbus_mmio_map(SYS_BUS_DEVICE(dev), 0, addr); + return dev; +} diff --git a/include/hw/riscv/sifive_test.h b/include/hw/riscv/sifive_test.h new file mode 100644 index 0000000..71d4c9f --- /dev/null +++ b/include/hw/riscv/sifive_test.h @@ -0,0 +1,42 @@ +/* + * QEMU Test Finisher interface + * + * Copyright (c) 2018 SiFive, Inc. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License f= or + * more details. + * + * You should have received a copy of the GNU General Public License along= with + * this program. If not, see . + */ + +#ifndef HW_SIFIVE_TEST_H +#define HW_SIFIVE_TEST_H + +#define TYPE_SIFIVE_TEST "riscv.sifive.test" + +#define SIFIVE_TEST(obj) \ + OBJECT_CHECK(SiFiveTestState, (obj), TYPE_SIFIVE_TEST) + +typedef struct SiFiveTestState { + /*< private >*/ + SysBusDevice parent_obj; + + /*< public >*/ + MemoryRegion mmio; +} SiFiveTestState; + +enum { + FINISHER_FAIL =3D 0x3333, + FINISHER_PASS =3D 0x5555 +}; + +DeviceState *sifive_test_create(hwaddr addr); + +#endif --=20 2.7.0