From nobody Mon Feb 9 12:38:40 2026 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=gmail.com ARC-Seal: i=1; a=rsa-sha256; t=1769519930; cv=none; d=zohomail.com; s=zohoarc; b=X/vgXwIWxLTLi0ugDEN6jGYyzXYDTcHhlfXW1zesJgWCBwVgvlX1nALlNbrLIodoCwkZqaixikwhV5otphe5ZpqovDp1LxYNO91Y/9c9g6nhZWqz4jhqZn4+w51S1nae873ffjhCS2yWywZa02DH9ApLfGuQQQU68PMdMQBM63k= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1769519930; h=Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=O7WkHiVNJCD9TWHbxn4o1h9ogKNZelcybfMD61+3Zog=; b=A1y6UC7Iq2lpCVJJGC2uY+4u7D/x1jjSUHZxJPI/sw9VxV9IxXdDrwIR6ipunzPMyrrGlN6/jEIG+18kjX1Gu2P2hejh31WWelyWUblEWE6bpc6N5RPCIu4avnCI5zVFPlD+5rCcck6+obcweYOMPQiaty/v98shRJ0nMfRLu+s= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1769519930663664.1093615481016; Tue, 27 Jan 2026 05:18:50 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1vkiwI-0007Jr-RK; Tue, 27 Jan 2026 08:17:02 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1vkiwF-0007FG-GN for qemu-devel@nongnu.org; Tue, 27 Jan 2026 08:16:59 -0500 Received: from mail-pl1-x642.google.com ([2607:f8b0:4864:20::642]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1vkiwB-0004cO-E2 for qemu-devel@nongnu.org; Tue, 27 Jan 2026 08:16:58 -0500 Received: by mail-pl1-x642.google.com with SMTP id d9443c01a7336-2a7a94c6d4fso26742795ad.0 for ; Tue, 27 Jan 2026 05:16:54 -0800 (PST) Received: from ZEVORN-PC.bbrouter ([183.195.23.113]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-2a802fb03b4sm117164345ad.82.2026.01.27.05.16.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 27 Jan 2026 05:16:53 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20230601; t=1769519814; x=1770124614; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=O7WkHiVNJCD9TWHbxn4o1h9ogKNZelcybfMD61+3Zog=; b=QcJlRxDIXWrLF4Ly/tUfWFIIqXYF6wDiKziLg2INKIEEpEKt3Wdw6MHf3DT9Aa0KK1 ABaDpslwE9HzA6RfoCZF8HmEH6SYAFxl8vab/g9IrA8albVz/apLIm1xFAKDKgg0XZQC MiqbU+7rm8QXSCVI1raIx9HUnhxGqVALVBAgOyOk2P7jA7s31LOB5rjcX0Sl+PddfLUH Ul3XOTS3ESbLzxF/HRZYWYtMvHgAc7wRC4cy/nJeYarFi2BeVds1k25Gda1BeR3e+lt5 zfq+O9KC23NfSGhaChTfLH/Hf3DhdiG3YHXpeGxLGyfLhBJNq21nSpxcTkFjp4GiJKrm 3p4Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1769519814; x=1770124614; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from :to:cc:subject:date:message-id:reply-to; bh=O7WkHiVNJCD9TWHbxn4o1h9ogKNZelcybfMD61+3Zog=; b=D73E/JsVocDQuQIi+5O9cVhbD+EcLLRAmXMDboRmQ8CQ/pN4eqcM2nddsXJ7d3p5K0 jiHLJdBqsX/qeIIUhMLYjBu5mKfniIQhMMM6G/WaI3DDD2k1iAuoDCcQ+LIcgvPoVcun EE0KJLmCn9XSRVl2rl7q6tf2gSXocedtdwG3JCDMEGqCNVAlo0fi/0fsmpkGowRttAza HCiUwKpox/zqSv1KA5xINn7Y/LdQ0hkNhBC+ls15di0OZXroOa8rDF9BVg1BbAuzdECh WMK9CcOWy5WTcmBbCkJ1VNewWCJINEzeHWsTXTMfBVQQRLS3ldqQOlNh217HHGBocJdY 5xIw== X-Gm-Message-State: AOJu0YwY7MUSpAPYhK3iI8cnYWCEjyuKLxZ7VTHMx2PHSUq03EygBNIg tUEDRnoWZ6ciZeyvGu1hNymIEi6xjACq8IWSMonQBrYN9YgDcdp6Bfwq7dgBGAxL088WWw== X-Gm-Gg: AZuq6aLIUGHF8yfL5olXSL67EbzUU0hX+gl3AluZ6p06+T6L47fd4UvvjiHO34LY7X/ O0d62WM513GWxQQ1UzjBM60IyjxbLxpssHUWEaYOFoqvDAq7BlVbjpITD+Tf0mzdmW3ogYldzJx 3slt38kkH+u+BO31cL2JyZdDJEqZN6ChdNC3Q8gM+IHnLgIcmzgtl3XCoqsAfOua3mSlm3rvVrd DcbThewyysvgN249OHTKFujOH9W3v3gLnCL/jrGoGHNi0TaeuXrk1G7KMIWL8XGcyObEFMAxHCe h19D6MaBqgg5QUfce9LMa4KqwUQ++wyRyWiz+xGbboxdq2sTwAzjpYsszd4OuH+B3htocZ3l2j2 tLUn4FxYK+mkw9Zj32x6ajunb42DE0D1qVjxioAaTLy7OZgXgsh4vVlVxD1G5Glw1LKDHLHkOT8 fCSHSbQzeW/e1/vS7a+q/2ZSDOn3rk335yvl3ZmXh3BfEKne4ABR2EYB5C8bQ= X-Received: by 2002:a17:902:da2d:b0:2a1:3cd8:d2df with SMTP id d9443c01a7336-2a870e35032mr17078785ad.54.1769519813648; Tue, 27 Jan 2026 05:16:53 -0800 (PST) From: Chao Liu To: Alistair Francis , Daniel Henrique Barboza , Palmer Dabbelt , Weiwei Li , Liu Zhiwei Cc: qemu-devel@nongnu.org, qemu-riscv@nongnu.org, wangjingwei@iscas.ac.cn, hust-os-kernel-patches@googlegroups.com, Chao Liu Subject: [RFC PATCH v3 7/7] target/riscv: add sdtrig trigger action=debug mode Date: Tue, 27 Jan 2026 21:15:51 +0800 Message-ID: <0fa8cc505f0c9f863aecc71710f77c7af76d7586.1769517768.git.chao.liu.zevorn@gmail.com> X-Mailer: git-send-email 2.52.0 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::642; envelope-from=chao.liu.zevorn@gmail.com; helo=mail-pl1-x642.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: qemu development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @gmail.com) X-ZM-MESSAGEID: 1769519931823158500 Content-Type: text/plain; charset="utf-8" RISC-V Debug Specification: https://github.com/riscv/riscv-debug-spec/releases/tag/1.0 Allow mcontrol/mcontrol6 action=3D1 when Sdext is enabled. When such a trigger hits, enter Debug Mode with cause=3Dtrigger and stop with EXCP_DEBUG. Also report inst-count triggers in tinfo and read their action field. Signed-off-by: Chao Liu --- target/riscv/debug.c | 53 ++++++++++++++++++++++++++++++++++++++++++-- 1 file changed, 51 insertions(+), 2 deletions(-) diff --git a/target/riscv/debug.c b/target/riscv/debug.c index 5877a60c50..4e30d42905 100644 --- a/target/riscv/debug.c +++ b/target/riscv/debug.c @@ -110,6 +110,8 @@ static trigger_action_t get_trigger_action(CPURISCVStat= e *env, action =3D (tdata1 & TYPE6_ACTION) >> 12; break; case TRIGGER_TYPE_INST_CNT: + action =3D tdata1 & ITRIGGER_ACTION; + break; case TRIGGER_TYPE_INT: case TRIGGER_TYPE_EXCP: case TRIGGER_TYPE_EXT_SRC: @@ -280,6 +282,7 @@ static target_ulong textra_validate(CPURISCVState *env,= target_ulong tdata3) =20 static void do_trigger_action(CPURISCVState *env, target_ulong trigger_ind= ex) { + CPUState *cs =3D env_cpu(env); trigger_action_t action =3D get_trigger_action(env, trigger_index); =20 switch (action) { @@ -289,6 +292,21 @@ static void do_trigger_action(CPURISCVState *env, targ= et_ulong trigger_index) riscv_raise_exception(env, RISCV_EXCP_BREAKPOINT, 0); break; case DBG_ACTION_DBG_MODE: + if (!env_archcpu(env)->cfg.ext_sdext) { + qemu_log_mask(LOG_UNIMP, + "trigger action=3Ddebug mode requires Sdext\n"); + riscv_raise_exception(env, RISCV_EXCP_BREAKPOINT, 0); + } + riscv_cpu_enter_debug_mode(env, env->pc, DCSR_CAUSE_TRIGGER); + /* + * If this came from the Trigger Module's CPU breakpoint/watchpoin= t, + * we're already returning via EXCP_DEBUG. Otherwise, stop now. + */ + if (cs->exception_index !=3D EXCP_DEBUG) { + cs->exception_index =3D EXCP_DEBUG; + cpu_loop_exit_restore(cs, GETPC()); + } + break; case DBG_ACTION_TRACE0: case DBG_ACTION_TRACE1: case DBG_ACTION_TRACE2: @@ -441,6 +459,7 @@ static target_ulong type2_mcontrol_validate(CPURISCVSta= te *env, { target_ulong val; uint32_t size; + uint32_t action; =20 /* validate the generic part first */ val =3D tdata1_validate(env, ctrl, TRIGGER_TYPE_AD_MATCH); @@ -448,11 +467,25 @@ static target_ulong type2_mcontrol_validate(CPURISCVS= tate *env, /* validate unimplemented (always zero) bits */ warn_always_zero_bit(ctrl, TYPE2_MATCH, "match"); warn_always_zero_bit(ctrl, TYPE2_CHAIN, "chain"); - warn_always_zero_bit(ctrl, TYPE2_ACTION, "action"); warn_always_zero_bit(ctrl, TYPE2_TIMING, "timing"); warn_always_zero_bit(ctrl, TYPE2_SELECT, "select"); warn_always_zero_bit(ctrl, TYPE2_HIT, "hit"); =20 + action =3D (ctrl & TYPE2_ACTION) >> 12; + if (action =3D=3D DBG_ACTION_BP) { + val |=3D ctrl & TYPE2_ACTION; + } else if (action =3D=3D DBG_ACTION_DBG_MODE) { + if (env_archcpu(env)->cfg.ext_sdext) { + val |=3D ctrl & TYPE2_ACTION; + } else { + qemu_log_mask(LOG_UNIMP, + "trigger action=3Ddebug mode requires Sdext\n"); + } + } else { + qemu_log_mask(LOG_UNIMP, "trigger action: %u is not supported\n", + action); + } + /* validate size encoding */ size =3D type2_breakpoint_size(env, ctrl); if (access_size[size] =3D=3D -1) { @@ -569,6 +602,7 @@ static target_ulong type6_mcontrol6_validate(CPURISCVSt= ate *env, { target_ulong val; uint32_t size; + uint32_t action; =20 /* validate the generic part first */ val =3D tdata1_validate(env, ctrl, TRIGGER_TYPE_AD_MATCH6); @@ -576,11 +610,25 @@ static target_ulong type6_mcontrol6_validate(CPURISCV= State *env, /* validate unimplemented (always zero) bits */ warn_always_zero_bit(ctrl, TYPE6_MATCH, "match"); warn_always_zero_bit(ctrl, TYPE6_CHAIN, "chain"); - warn_always_zero_bit(ctrl, TYPE6_ACTION, "action"); warn_always_zero_bit(ctrl, TYPE6_TIMING, "timing"); warn_always_zero_bit(ctrl, TYPE6_SELECT, "select"); warn_always_zero_bit(ctrl, TYPE6_HIT, "hit"); =20 + action =3D (ctrl & TYPE6_ACTION) >> 12; + if (action =3D=3D DBG_ACTION_BP) { + val |=3D ctrl & TYPE6_ACTION; + } else if (action =3D=3D DBG_ACTION_DBG_MODE) { + if (env_archcpu(env)->cfg.ext_sdext) { + val |=3D ctrl & TYPE6_ACTION; + } else { + qemu_log_mask(LOG_UNIMP, + "trigger action=3Ddebug mode requires Sdext\n"); + } + } else { + qemu_log_mask(LOG_UNIMP, "trigger action: %u is not supported\n", + action); + } + /* validate size encoding */ size =3D extract32(ctrl, 16, 4); if (access_size[size] =3D=3D -1) { @@ -919,6 +967,7 @@ target_ulong tinfo_csr_read(CPURISCVState *env) { /* assume all triggers support the same types of triggers */ return BIT(TRIGGER_TYPE_AD_MATCH) | + BIT(TRIGGER_TYPE_INST_CNT) | BIT(TRIGGER_TYPE_AD_MATCH6); } =20 --=20 2.52.0