From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039595; cv=none; d=zohomail.com; s=zohoarc; b=PPYvrSMBKKx71CwX6/HjAranECMkZscDTu15wvAYOc7/6f0OYot1ui7oKUS40gePQ/QL424ZZAnaXYzoBcphLTuQxcJJQGguwf3xdf6ZJbybyzq1VePww5KDRNagUZPKCB4mpjc5XxEer1D+1hgyBaenWBdz3NTho/1FfT+paCI= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039595; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=jxWAsS37uBxa8uB/swtNWJZYSgAajyJsOi6jGi9t6N0=; b=CSqSUslBBGgOxB501q/wTN5jjxBZyC7pEeRhPXREH9JLsCiVdwwTyrhq6gsDsjZwHlSM23DiE6RKrkcAF7RTVZ2tqEcz3eNCbGheWAKUEdP/0FAEi6InIRfymJSrKKqpvkxTJHDvSMbrVAeIe1yDT2sJdkLja0MynVW626Elbkk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760039595082563.8672730826895; Thu, 9 Oct 2025 12:53:15 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6wgl-0007dq-Aj; Thu, 09 Oct 2025 15:52:35 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6wgc-0007cR-5H for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:26 -0400 Received: from mail-wm1-x330.google.com ([2a00:1450:4864:20::330]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wgW-0004Us-1I for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:25 -0400 Received: by mail-wm1-x330.google.com with SMTP id 5b1f17b1804b1-46e48d6b95fso12235815e9.3 for ; Thu, 09 Oct 2025 12:52:19 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-426ce57d3desm561401f8f.7.2025.10.09.12.52.16 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039538; x=1760644338; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=jxWAsS37uBxa8uB/swtNWJZYSgAajyJsOi6jGi9t6N0=; b=E26ObRmfTzBAMzWUJ29Bp9SKNwCpSjEVJ2rS0P0mxBVFNYE9uGT5PBb30ypMwgR2N4 kVJqUWPrhxpqnOh95Em1EmLCKfSgbq4ze0dcSeYQgcPquxqZUv2OVYn/kZgK6tvYtP41 vi5sOntaXShpsf8Yrd2aqAiuLUxTfB4gKBrZHz3M10aj/+kDYu9SpSiB6Nz9bNVDm92f UK7FKE3gaaBRcCGQ0Hc9G+Qqcqo1JppMrJeiRuE8kZj6juVhjVddeSTnpI3tLffWi2eS fo1wMh/AQxKmdSce4SlXG3TXXdzKY56wPXHY8XMAMYbfh5LNHCLyIsLL//iMWn9vFV74 koVg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039538; x=1760644338; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=jxWAsS37uBxa8uB/swtNWJZYSgAajyJsOi6jGi9t6N0=; b=d7XLfjqQFW/eAaFYgHmJqyq+qG/gJNtmPtSvyOoYbGyVwTilbEPk8XT7xW5Uc8jPMv ToLmBcmGwpdlM3+RJ9N98LqHNHpliru6s2piQQ8c2TLE+q+CBmrsNJvwsMbyKlEPNv+d Kxja6ijX6GNr9fszmeWPw3Fa1yN670n4yAQhJIDpRIkqMFrte9HoCXL20zqT3NJrs3Tr UcQlE/IAqsUEh+Ku94xjljraVa32O69DNXDE277DYTaxbhMecscNzdt/S3BLDijaLmOq oYx/FcQ03NsL0GjGasxNVdDTmv8cY+0RZxi/QobwXwRueETCWPIbENtix5hxPz/stsdU HKlQ== X-Gm-Message-State: AOJu0YyjDzNnYU6xKhLq3eWduWCwXmJ4rur4LlxLMTwZ5iFrxvqjQGZo Nivi/SkOsCrROTM/oATvrmLLdnXlKF65hKQ9MlrzF66P5spwEnKMz8ZWyX0sjTbs3dyclSlHF14 8Odl8Sei8Qg== X-Gm-Gg: ASbGncvjaMDENzja4fGhtyxjPUQULsZBHqyy7pdoHjjthIOp+nH+KX9w+0Jbk+NHxEN CRtQMTlE3hGDCoM69nQG8LHFFLVGKvvEFQdzOnv0KnxEXFeEgdDkgnczo7TR1bI0XgYQ6X1Whjr pgxEusKu70JPbKD7s9fUFSWnrOkiS41m/JHgTiUoGSvnEg9pQTzSE7Yl33IJFNfZGedhoaoRKJP KCuuqtRK1gL4nFuOdlqsmJz2AbUmv6HuPwyd2mopf8NKwqtWNyek1qgWnq0wyngLsCoBszBgOPD m1agI/tTZJvJ3ye+8IRjS0M6YM26drNjasU9Pnh/G4UNcVG0CXPAhoaOSCWgOYJpYxZM1FWps2V QgIVaqijIH+2xdIeLD3fYh6/cARhwW/+jnJi8Lrc9Mx3vzNMDBzWGdr3qXOXhpB1zhWIt8vnWzw ydVL8oc0AoA5gENx+iiyeRyWskV1BPVJIzjIQ= X-Google-Smtp-Source: AGHT+IFleEDJ47lnmMD9P++DZLd/NLA+0ISTztxLy9gmZfzjRvuA4jhH9KVtftqHa1Zjhgj4fuK4Eg== X-Received: by 2002:a05:600c:6285:b0:46d:996b:828c with SMTP id 5b1f17b1804b1-46fa9aa1cfbmr72016455e9.10.1760039537713; Thu, 09 Oct 2025 12:52:17 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 1/7] docker: Remove 32-bit MIPS toolchain from debian-all-test image Date: Thu, 9 Oct 2025 21:52:04 +0200 Message-ID: <20251009195210.33161-2-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::330; envelope-from=philmd@linaro.org; helo=mail-wm1-x330.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039596678154100 In commit d3322023bfe ("configure: unify again the case arms in probe_target_compiler") we lost coverage of 32-bit MIPS with the debian-all-test image. No need to keep installing the toolchain. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson --- tests/docker/dockerfiles/debian-all-test-cross.docker | 4 ---- 1 file changed, 4 deletions(-) diff --git a/tests/docker/dockerfiles/debian-all-test-cross.docker b/tests/= docker/dockerfiles/debian-all-test-cross.docker index 420a4e33e60..bc74d65a634 100644 --- a/tests/docker/dockerfiles/debian-all-test-cross.docker +++ b/tests/docker/dockerfiles/debian-all-test-cross.docker @@ -40,14 +40,10 @@ ENV AVAILABLE_COMPILERS gcc-aarch64-linux-gnu \ libc6-dev-arm64-cross \ gcc-arm-linux-gnueabihf \ libc6-dev-armhf-cross \ - gcc-mips-linux-gnu \ - libc6-dev-mips-cross \ gcc-mips64-linux-gnuabi64 \ libc6-dev-mips64-cross \ gcc-mips64el-linux-gnuabi64 \ libc6-dev-mips64el-cross \ - gcc-mipsel-linux-gnu \ - libc6-dev-mipsel-cross \ gcc-powerpc64le-linux-gnu \ libc6-dev-ppc64el-cross \ gcc-riscv64-linux-gnu \ --=20 2.51.0 From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039631; cv=none; d=zohomail.com; s=zohoarc; b=jHUU8IW//d8O3BLqL5xRN7WPH7MeFWaAATjrw5jXYruLw8GM1s/AVQuNUOkIOOg1V3y3fr9oKpy7dswIQ/SrQJhUEPIOprd/R97JAJzPa7Gp3SxVihoQDLAhFPOMAW6XemBL15GmFzfO91ulhGgz0ZcfIsRZnI0llvAbxBYG+ag= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039631; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=bP2+LnxominadBEhovoOi7tOfGjBf3Nu+saR3IK19ew=; b=VPJXbvyBaoiZ7uFj8ROwOW3Cdp7KJXqobTNCaUGtrC86eCQVXscb6AIvDkAO2WW0obi8Iuf/dKVL+aTJFHmoEN0i0gky0G/vfCZKxE8Aebjvb61UTv4B5+zoz8JJOGPoNIylNK8FRp3QQ3Zx6wsBACUuFwflvIPKgAx4THQrQ1c= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 176003963136299.38928177675211; Thu, 9 Oct 2025 12:53:51 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6wgv-0007l7-Kg; Thu, 09 Oct 2025 15:52:45 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6wgm-0007g2-8W for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:38 -0400 Received: from mail-wr1-x434.google.com ([2a00:1450:4864:20::434]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wge-0004V6-0G for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:35 -0400 Received: by mail-wr1-x434.google.com with SMTP id ffacd0b85a97d-3ee13baf2e1so1115995f8f.3 for ; Thu, 09 Oct 2025 12:52:27 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-426ce582b44sm543067f8f.16.2025.10.09.12.52.21 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039543; x=1760644343; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=bP2+LnxominadBEhovoOi7tOfGjBf3Nu+saR3IK19ew=; b=S7Kb/UwelGSiSuy2S/fZqZG75ZXgGA06giENP4DA7DixHXdpK3PITiKjGLl5Ryjas4 +II1sADXqiELyZL9iS3uz9mK3ygjPqmyJMtEmOnRFZvqxnQNwET4Vuf4Kdfj8GwSTyFD 9e+wlzqMyWC/o9eOXpY2D3+JPVMwkOzhWuZ015K6+63kmboMrF8SH3LLbLIzsX3yu0dR ZLO+6dZjwEmUeC1RpKUHyzKk0xsOEh3TKUlEwrDf8QGD54Lnp2ICkGkIsTO+ZtgFeusv 3LVv1KZc8fXqVrkYIflmXY2CJyrnLS42uyxU7OobLg0vODc3O1dsjq02QL4ecNnET391 KLIg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039543; x=1760644343; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=bP2+LnxominadBEhovoOi7tOfGjBf3Nu+saR3IK19ew=; b=HTqgrBYvFnjX5DM5DSFZA8XcaYIwOTTPd7dd9EyME34YIS7CfYXUaHMrR2kzOauwOG hyN6K+X4FnkS9B9tiBG3aAvaaO/RP2VM18p7dIkwAVhHlEl8IoRXucYXZ3QXLfYnWfEL NMhGNfL5w/1o3XxgUEpyRZKqWvhzzMc/QTBmwiYSewEUq6iB6FtYGUv/3NQIFkFDlxhZ nBq7p0maexLsfCFtWb/KEUMyMA4okfjEHDZWxQ2maSov3lA+GB07EJ6PByaW5lpqQsLU py+ChlMsHN+MzQkUEU7dQPF9hVNM4RZNGcZyBp4Qsfn43REihAAyFcE+1sMvQ83UQWPz c2qQ== X-Gm-Message-State: AOJu0YxcIASWVvTzbdhmIHKCATvGVjcU38WTrge5Q9EAtJJElxAk60QN yAqVR0v07DD/XrdDCvBws39ABjRXff++2I8T6qOSs3VLXPQPo1d/vSgj/T7j2OWqJeQqnItrMK9 coFiB6M3Nzg== X-Gm-Gg: ASbGnctF8HiDR/+lWaa0M0sqO8JYUIrJ4fADf7I5m+OOQqYrydQVi3bMc8wcU3y3X8s 3LGIwBDsAlA4YGP6fGF6Dr99SBs1K/N+T1HAsT1lvAPcrEvTR3ByWg2u5h1TaLR0Jil1b6h/9Ok 7kgeRQimFbGVsss+yx/787wgTnXKLfOK3pLir9EMcJQJ6bK3qKL6bIqMBEMk0+/uDxAr14GKj+v aOIaaIjSyT81bhZgQwyt++RaFzn4837V1N1pzB0Dqzbawt5YMDXblh+S70nB+x7Nw7LCk/9iAhu usd0GgfnwHLyWG17/9i2YdQ2Mia9ePEQxOuvH25nwSxH2hkyVRaJBlqYMeKgzDo3l3MIcnXrOzK Bth4Cj+No/44TAsHAir5xDElsq8mgmvTsr7e6fDyEAtuvJzO/9BBOmevqClmJl872PoksSHZafx c8PrWhfiE2LYUTjb2SEt+WSXzpcOTht/sWI0s= X-Google-Smtp-Source: AGHT+IFL+JtvRsxWkqEa5izCX5ImEeUDksPSYSXlOSSi5ZPj9k5U0eF5rUJMjTuMU0elo84g4jP4lA== X-Received: by 2002:a05:6000:24ca:b0:3e5:47a9:1c7f with SMTP id ffacd0b85a97d-4266e7df708mr5985970f8f.47.1760039542681; Thu, 09 Oct 2025 12:52:22 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 2/7] gitlab: Stop cross-testing for 32-bit MIPS hosts Date: Thu, 9 Oct 2025 21:52:05 +0200 Message-ID: <20251009195210.33161-3-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::434; envelope-from=philmd@linaro.org; helo=mail-wr1-x434.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039633218154100 32-bit host support is deprecated since commit 6d701c9bac1 ("meson: Deprecate 32-bit host support"). Next commits will remove support for 32-bit MIPS hosts. Stop cross-building QEMU on our CI. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson Reviewed-by: Thomas Huth --- .gitlab-ci.d/container-cross.yml | 6 ------ .gitlab-ci.d/crossbuilds.yml | 14 -------------- 2 files changed, 20 deletions(-) diff --git a/.gitlab-ci.d/container-cross.yml b/.gitlab-ci.d/container-cros= s.yml index 8d3be53b75b..0fd7341afac 100644 --- a/.gitlab-ci.d/container-cross.yml +++ b/.gitlab-ci.d/container-cross.yml @@ -52,12 +52,6 @@ mips64el-debian-cross-container: variables: NAME: debian-mips64el-cross =20 -mipsel-debian-cross-container: - extends: .container_job_template - stage: containers - variables: - NAME: debian-mipsel-cross - ppc64el-debian-cross-container: extends: .container_job_template stage: containers diff --git a/.gitlab-ci.d/crossbuilds.yml b/.gitlab-ci.d/crossbuilds.yml index 8ff0c27f74d..99dfa7eea6f 100644 --- a/.gitlab-ci.d/crossbuilds.yml +++ b/.gitlab-ci.d/crossbuilds.yml @@ -68,20 +68,6 @@ cross-i686-tci: # would otherwise be using a parallelism of 9. MAKE_CHECK_ARGS: check check-tcg -j2 =20 -cross-mipsel-system: - extends: .cross_system_build_job - needs: - - job: mipsel-debian-cross-container - variables: - IMAGE: debian-mipsel-cross - -cross-mipsel-user: - extends: .cross_user_build_job - needs: - - job: mipsel-debian-cross-container - variables: - IMAGE: debian-mipsel-cross - cross-mips64el-system: extends: .cross_system_build_job needs: --=20 2.51.0 From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039583; cv=none; d=zohomail.com; s=zohoarc; b=Ak6rWnLw7Gu0JTVloQdn97yKKNjMK9bBB4K05DH0bmeLP0jnaN6RdO+SYFt2dKZB+oKl4zc4unP7jNE4UF9+x4vFcixqMUFw26MimBfcEtsihEgkCMIPl+36NKddwQwQgT7dCZXa5BPbRVKksG698edm7JD1kjpwBCwbxog8Gng= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039583; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=fhUoExjkumxb1mfVALZ2GeOgFNw1j12GnXp1Z99TJtQ=; b=VCPphDqwhRSi+wp2XfE2udj9YunclDcjdNWW9DnyQzBzFUDWSNtL3PidSEeTMQ2yNVqyJFun1HjwXyxm76GYAALCyj1VaT9QDwi3qsj90Bgun23+F0IM6vog0yTMcmflI4J5yofNvLbVzZyU/zu1zPS/rpQK48B6L28YjLIdHAY= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760039583887285.06829095764715; Thu, 9 Oct 2025 12:53:03 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6wgr-0007gu-JM; Thu, 09 Oct 2025 15:52:43 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6wgj-0007dr-D1 for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:33 -0400 Received: from mail-wm1-x344.google.com ([2a00:1450:4864:20::344]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wgg-0004VX-FJ for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:33 -0400 Received: by mail-wm1-x344.google.com with SMTP id 5b1f17b1804b1-46e37d6c21eso8453555e9.0 for ; Thu, 09 Oct 2025 12:52:29 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fab36ed3bsm46812215e9.0.2025.10.09.12.52.26 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039548; x=1760644348; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=fhUoExjkumxb1mfVALZ2GeOgFNw1j12GnXp1Z99TJtQ=; b=CAO65/xI4AJ5FginrUFcCTiSA51YSDoKpuiDqhYmvnTt6eEtZJSr4ToKiq9bonISuz XmZGVDnxM+OxOq3poCLzth2LqhjeH4KCFEPiNPdeoDwUB2AMa2Y4edME3HzKaQuGae8u QNs4oFDmdMT1mkJMspX3+BFyvaBuTunBj8jrbeN05D14Nr+3U2Ky3a/KHAXCEKLjF/a8 5+bY3+ZwPqmRFGIaOpvcyCFUwAnlhTJlMRdmTC+QPINBD14B6qe3tzfT0NI4b3SLNPtB bZCtGpBvEYHlz1+X0p7fb6eB9xafI28dfqkUwcdUuWkKyMgYeNJM4mJm7WOzEwi+K/FF VP7w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039548; x=1760644348; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=fhUoExjkumxb1mfVALZ2GeOgFNw1j12GnXp1Z99TJtQ=; b=OaNW/q25dgFSXVegpOauHJa/5P8P21jqNrvwiTKdZB9gwQul0N7nswcw8bfjHke0+Y CXv4PAIvsxHNk/MpYpMMxxgBgfObh4Gy397aINpPRnhcD/BF6J5IxF2Gjxu9cPr3iaHY 8dnS/gh3n5yacy+ahI8g9dgIayjwK4vGU2CEeD7rukgS88VWCdHGCzO+GPIMtqLS7W+K xQ5nndNRVSm5cK8VgrKusEtltB0pbMJX2aitDPx4SdMd3QIkvGpvQ9XXR8oxVAi36DD5 yqUNE4GE8sOyCfg/LNjmjMP2gXo8hr0QXHVdYgjCBQPL2grTk25hqhr5XyI54hSSgsIc TgIA== X-Gm-Message-State: AOJu0YzNAabe+4MSPcKVVkPfrbC2P1eoPFiAUbO0hZDKW10jyYZuFlBw pPPjB3xeYQrxHwK3dDV++o8YsR2fHoo4kcXLtyAm86S1miIr6orjnpDNNvrxJj2NPqbWGW8aiJ6 bjv7mk3eqynlF X-Gm-Gg: ASbGncsbEeL682noZ9emzNmFhfvK+5b7rhQoC0D/RvTr6vaNtkVgRT9RQ1Xia0Di6Lt FUUmRtgFsoQRXBS2rrOO+2Zdzgp5+anGlT1V9vpupZDKxTPQoRAoOsLMKYcyrtILdYIJRQnHW2W h6FqZraOv65VOOTysgoPGol39PQhu5zoJ0qnIgSBKELlfsBukUvadZh40cBa1hquhgYi/Pz/WS+ XKQjwfQtf9jVRfsLQKyztH9G2Y+F5YFtgLNZ3+OnLPsZzKsD2pafGQlmlCA6clm8MY0h6sZHnhv bT4nQJUCnX3/2lWHtZaG71ctSzXkrXMtV69uH7BH1GiYsIWpgjrSxiNIAtk5b52kBde1fwkZbAe fn5CwNCEVrqvIygcaOyso4FPtGt3pxmDDExvP87SqYwKx3lm2yhLCDdplwLg2exXnlZ2HZfVbOx qIefvMFLVMoxlzGFO1mVIYrSVv X-Google-Smtp-Source: AGHT+IHimdpxfUo2klfM+kl50K8hMfOiSU0nB2thzCAZvdY0KJTDlCaDxydxg8BijeNzYDfN/Foaow== X-Received: by 2002:a05:600c:6383:b0:46e:32dd:1b1a with SMTP id 5b1f17b1804b1-46fa9a8f146mr59748485e9.7.1760039547717; Thu, 09 Oct 2025 12:52:27 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 3/7] docker: Stop building 32-bit MIPS images Date: Thu, 9 Oct 2025 21:52:06 +0200 Message-ID: <20251009195210.33161-4-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::344; envelope-from=philmd@linaro.org; helo=mail-wm1-x344.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039589011116600 32-bit host support is deprecated since commit 6d701c9bac1 ("meson: Deprecate 32-bit host support"). Besides, the Debian distribution we are using to cross-build dropped support for MIPS as of Debian 13 [*]: From trixie, the architectures mipsel and mips64el are no longer supported by Debian. Users of these architectures are advised to switch to different hardware. Next commits will remove support for 32-bit MIPS hosts. Stop building the mipsel Docker image. [*] https://www.debian.org/releases/trixie/release-notes/issues.en.html#mip= s-architectures-removed Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson Reviewed-by: Thomas Huth --- configure | 2 - tests/docker/Makefile.include | 2 +- .../dockerfiles/debian-mipsel-cross.docker | 187 ------------------ tests/lcitool/refresh | 5 - 4 files changed, 1 insertion(+), 195 deletions(-) delete mode 100644 tests/docker/dockerfiles/debian-mipsel-cross.docker diff --git a/configure b/configure index 461b53dd605..6a633ac2b16 100755 --- a/configure +++ b/configure @@ -1360,8 +1360,6 @@ fi : ${cross_prefix_microblaze=3D"microblaze-linux-musl-"} : ${cross_prefix_mips64el=3D"mips64el-linux-gnuabi64-"} : ${cross_prefix_mips64=3D"mips64-linux-gnuabi64-"} -: ${cross_prefix_mipsel=3D"mipsel-linux-gnu-"} -: ${cross_prefix_mips=3D"mips-linux-gnu-"} : ${cross_prefix_ppc=3D"powerpc-linux-gnu-"} : ${cross_prefix_ppc64=3D"powerpc64-linux-gnu-"} : ${cross_prefix_ppc64le=3D"$cross_prefix_ppc64"} diff --git a/tests/docker/Makefile.include b/tests/docker/Makefile.include index 3959d8a028a..ac8ca1fe3a0 100644 --- a/tests/docker/Makefile.include +++ b/tests/docker/Makefile.include @@ -82,7 +82,7 @@ endif =20 # For non-x86 hosts not all cross-compilers have been packaged ifneq ($(HOST_ARCH),x86_64) -DOCKER_PARTIAL_IMAGES +=3D debian-mipsel-cross debian-mips64el-cross +DOCKER_PARTIAL_IMAGES +=3D debian-mips64el-cross DOCKER_PARTIAL_IMAGES +=3D debian-ppc64el-cross DOCKER_PARTIAL_IMAGES +=3D debian-s390x-cross DOCKER_PARTIAL_IMAGES +=3D fedora diff --git a/tests/docker/dockerfiles/debian-mipsel-cross.docker b/tests/do= cker/dockerfiles/debian-mipsel-cross.docker deleted file mode 100644 index 5f4e3fa9636..00000000000 --- a/tests/docker/dockerfiles/debian-mipsel-cross.docker +++ /dev/null @@ -1,187 +0,0 @@ -# THIS FILE WAS AUTO-GENERATED -# -# $ lcitool dockerfile --layers all --cross-arch mipsel debian-12 qemu -# -# https://gitlab.com/libvirt/libvirt-ci - -FROM docker.io/library/debian:12-slim - -RUN export DEBIAN_FRONTEND=3Dnoninteractive && \ - apt-get update && \ - apt-get install -y eatmydata && \ - eatmydata apt-get dist-upgrade -y && \ - eatmydata apt-get install --no-install-recommends -y \ - bash \ - bc \ - bindgen \ - bison \ - bsdextrautils \ - bzip2 \ - ca-certificates \ - ccache \ - dbus \ - debianutils \ - diffutils \ - exuberant-ctags \ - findutils \ - flex \ - gcc \ - gcovr \ - gettext \ - git \ - hostname \ - libclang-rt-dev \ - libglib2.0-dev \ - llvm \ - locales \ - make \ - mtools \ - ncat \ - ninja-build \ - openssh-client \ - pkgconf \ - python3 \ - python3-numpy \ - python3-opencv \ - python3-pillow \ - python3-pip \ - python3-setuptools \ - python3-sphinx \ - python3-sphinx-rtd-theme \ - python3-venv \ - python3-wheel \ - python3-yaml \ - rpm2cpio \ - rustc-web \ - sed \ - socat \ - sparse \ - swtpm \ - tar \ - tesseract-ocr \ - tesseract-ocr-eng \ - vulkan-tools \ - xorriso \ - zstd && \ - eatmydata apt-get autoremove -y && \ - eatmydata apt-get autoclean -y && \ - sed -Ei 's,^# (en_US\.UTF-8 .*)$,\1,' /etc/locale.gen && \ - dpkg-reconfigure locales && \ - rm -f /usr/lib*/python3*/EXTERNALLY-MANAGED - -RUN /usr/bin/pip3 install meson=3D=3D1.8.1 - -ENV CCACHE_WRAPPERSDIR "/usr/libexec/ccache-wrappers" -ENV LANG "en_US.UTF-8" -ENV MAKE "/usr/bin/make" -ENV NINJA "/usr/bin/ninja" -ENV PYTHON "/usr/bin/python3" - -RUN export DEBIAN_FRONTEND=3Dnoninteractive && \ - dpkg --add-architecture mipsel && \ - eatmydata apt-get update && \ - eatmydata apt-get dist-upgrade -y && \ - eatmydata apt-get install --no-install-recommends -y dpkg-dev && \ - eatmydata apt-get install --no-install-recommends -y \ - gcc-mipsel-linux-gnu \ - libaio-dev:mipsel \ - libasound2-dev:mipsel \ - libattr1-dev:mipsel \ - libbpf-dev:mipsel \ - libbrlapi-dev:mipsel \ - libbz2-dev:mipsel \ - libc6-dev:mipsel \ - libcacard-dev:mipsel \ - libcap-ng-dev:mipsel \ - libcapstone-dev:mipsel \ - libcbor-dev:mipsel \ - libcmocka-dev:mipsel \ - libcurl4-gnutls-dev:mipsel \ - libdaxctl-dev:mipsel \ - libdrm-dev:mipsel \ - libepoxy-dev:mipsel \ - libfdt-dev:mipsel \ - libffi-dev:mipsel \ - libfuse3-dev:mipsel \ - libgbm-dev:mipsel \ - libgcrypt20-dev:mipsel \ - libglib2.0-dev:mipsel \ - libglusterfs-dev:mipsel \ - libgnutls28-dev:mipsel \ - libgtk-3-dev:mipsel \ - libgtk-vnc-2.0-dev:mipsel \ - libibverbs-dev:mipsel \ - libiscsi-dev:mipsel \ - libjemalloc-dev:mipsel \ - libjpeg62-turbo-dev:mipsel \ - libjson-c-dev:mipsel \ - liblttng-ust-dev:mipsel \ - liblzo2-dev:mipsel \ - libncursesw5-dev:mipsel \ - libnfs-dev:mipsel \ - libnuma-dev:mipsel \ - libpam0g-dev:mipsel \ - libpcre2-dev:mipsel \ - libpipewire-0.3-dev:mipsel \ - libpixman-1-dev:mipsel \ - libpng-dev:mipsel \ - libpulse-dev:mipsel \ - librbd-dev:mipsel \ - librdmacm-dev:mipsel \ - libsasl2-dev:mipsel \ - libsdl2-dev:mipsel \ - libsdl2-image-dev:mipsel \ - libseccomp-dev:mipsel \ - libselinux1-dev:mipsel \ - libslirp-dev:mipsel \ - libsnappy-dev:mipsel \ - libsndio-dev:mipsel \ - libspice-protocol-dev:mipsel \ - libspice-server-dev:mipsel \ - libssh-dev:mipsel \ - libstd-rust-dev:mipsel \ - libsystemd-dev:mipsel \ - libtasn1-6-dev:mipsel \ - libudev-dev:mipsel \ - liburing-dev:mipsel \ - libusb-1.0-0-dev:mipsel \ - libusbredirhost-dev:mipsel \ - libvdeplug-dev:mipsel \ - libvirglrenderer-dev:mipsel \ - libvte-2.91-dev:mipsel \ - libxdp-dev:mipsel \ - libzstd-dev:mipsel \ - nettle-dev:mipsel \ - systemtap-sdt-dev:mipsel \ - zlib1g-dev:mipsel && \ - eatmydata apt-get autoremove -y && \ - eatmydata apt-get autoclean -y && \ - mkdir -p /usr/local/share/meson/cross && \ - printf "[binaries]\n\ -c =3D '/usr/bin/mipsel-linux-gnu-gcc'\n\ -ar =3D '/usr/bin/mipsel-linux-gnu-gcc-ar'\n\ -strip =3D '/usr/bin/mipsel-linux-gnu-strip'\n\ -pkgconfig =3D '/usr/bin/mipsel-linux-gnu-pkg-config'\n\ -\n\ -[host_machine]\n\ -system =3D 'linux'\n\ -cpu_family =3D 'mips'\n\ -cpu =3D 'mipsel'\n\ -endian =3D 'little'\n" > /usr/local/share/meson/cross/mipsel-linux-gnu && \ - dpkg-query --showformat '${Package}_${Version}_${Architecture}\n' --sh= ow > /packages.txt && \ - mkdir -p /usr/libexec/ccache-wrappers && \ - ln -s /usr/bin/ccache /usr/libexec/ccache-wrappers/mipsel-linux-gnu-cc= && \ - ln -s /usr/bin/ccache /usr/libexec/ccache-wrappers/mipsel-linux-gnu-gcc - -ENV ABI "mipsel-linux-gnu" -ENV MESON_OPTS "--cross-file=3Dmipsel-linux-gnu" -ENV RUST_TARGET "mipsel-unknown-linux-gnu" -ENV QEMU_CONFIGURE_OPTS --cross-prefix=3Dmipsel-linux-gnu- -ENV DEF_TARGET_LIST mipsel-softmmu,mipsel-linux-user -# As a final step configure the user (if env is defined) -ARG USER -ARG UID -RUN if [ "${USER}" ]; then \ - id ${USER} 2>/dev/null || useradd -u ${UID} -U ${USER}; fi - -ENV ENABLE_RUST 1 diff --git a/tests/lcitool/refresh b/tests/lcitool/refresh index 056cfb6e9d7..39bfc7e1113 100755 --- a/tests/lcitool/refresh +++ b/tests/lcitool/refresh @@ -225,11 +225,6 @@ try: trailer=3Dcross_build("mips64el-linux-gnuabi64-", "mips64el-softmmu,mips64el-lin= ux-user")) =20 - generate_dockerfile("debian-mipsel-cross", "debian-12", - cross=3D"mipsel", - trailer=3Dcross_build("mipsel-linux-gnu-", - "mipsel-softmmu,mipsel-linux-u= ser")) - generate_dockerfile("debian-ppc64el-cross", "debian-13", cross=3D"ppc64le", trailer=3Dcross_build("powerpc64le-linux-gnu-", --=20 2.51.0 From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039596; cv=none; d=zohomail.com; s=zohoarc; b=eTsINQiwCPaq6UBrG5HdhD71QAytTu0tWoHNtixHur527JtPu0b76ep6/4EP69UAnA8I3eVTwLOPEVqDHKh17duMLkG94DlJ2EPWNl5kibE6pr5FpZE8kaNuUCzoOtfvAPDd3r/OK9UiB/c0kKiqWYrTw82L6aONKBamWQ1Xl+w= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039596; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=KS/HbS9tWyX2nSPUXyFmIePyip8hJ77c95vjLMQG1mM=; b=Ip+tYPtcLSQRhCVtUBrgEaGtn+stB/SmvqmN5TzYSz7h6O1ctva2obHx9KjnNXG+jKmwTjJ0ZHzt7dsXB7TXHmNvFh1IVAvav2xtfdkXuyArNZtWWx0wscIjpdwe11Lt7c9CR5GP/6mjECVTsGWbuDnSl68FAlFDtj230lJhbW8= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760039596766125.41605571685682; Thu, 9 Oct 2025 12:53:16 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6wgx-0007pw-Ck; Thu, 09 Oct 2025 15:52:47 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6wgp-0007g9-8P for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:39 -0400 Received: from mail-wm1-x333.google.com ([2a00:1450:4864:20::333]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wgm-0004Vx-T3 for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:38 -0400 Received: by mail-wm1-x333.google.com with SMTP id 5b1f17b1804b1-46e34052bb7so16333445e9.2 for ; Thu, 09 Oct 2025 12:52:34 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb4982c10sm10840005e9.5.2025.10.09.12.52.31 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:32 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039553; x=1760644353; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=KS/HbS9tWyX2nSPUXyFmIePyip8hJ77c95vjLMQG1mM=; b=XqIYjy/t191IyJf5qlMk5W76TtGTUaCDHQxfhZtbJv5HPvnm7M334jnxfojMCEiyTH u+KfLIjyoPeMLcR+Y0ZA+gsb6EZB7T451jRHFNIVqfrSHaY9AqIzjK6U+Md1gr8v5hHu yjd3jm+To78vmxqejtcAbOAXx8BpASfkftR9sx+gwOY5Jx3X/WZeqitJCrnmlAZsc63+ IbEygz7Q9P4St/2J8ce21LOZuK7wHqzAWgHKTiejAs9HwkeRo+03Zrp/i1qC/fR6aJDZ 7jpMtZlCgK+Gk9l5AYIUnrZODiKvblxQsR5GWX+XTEkcGoZtomIfMyGrGHCExPVlVH0Q j4zw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039553; x=1760644353; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=KS/HbS9tWyX2nSPUXyFmIePyip8hJ77c95vjLMQG1mM=; b=NN58XYZSnlPqEfy1/OZWMfVwL80DLgBRCf9YvpgBcp98VD1Nq0LKQPLBXIg+PzYGkp syEMS2RzirlKKAdlMHonfgFpx5hJncRVeNhldAWO4hFvjVyoowKlgYVo7s/7rXYzNLf5 h5mjV6fc2URQPf4CXLUFVM+nn30o4MqvlsPbUE4k/puKR+CR8M8/lEA1G0iOH3NfxC9s zBH8F2vaWaGcowwrny5TDqv15rYJ21PcKBvlJWGSYnfHvWcHnsj5at9wa8HN8l5+amgb efUjELuxWb4F0zo+KjT3b4jALeXiISCjVZh1pFjAPiUyiKTJcBgRHXE7seCVNJTZOPIZ 7djQ== X-Gm-Message-State: AOJu0YzExgnDE6m2W/vi7vt7BC3tYmt7nBJyxj6fab0UIsglPYxFQ2Ov m8y1MtFS7w8NNWeKxHvqi2GaXC/jvGFpbF9I6U1rBucVsYvb0MCv0AJVsCE0QY6DySY4wU+3OS1 51WYWd/QNbA== X-Gm-Gg: ASbGncs+LRV2YgG5hVw4S+wpt2EvSwRP8GVYqVBjnKC5n3Qf5Lb/OJryMOtFnoqkP3U SRPPEiHScTRY3Nw7UZwY8RJ3YT5Z59WGz3tD7okE8Qwn0GivqF25aWYlX3UarxvDS9bSD8s/o/r jW2HPKXyh74M4Imkgs4HYcz/0r63X/S6ZvATV/a5KXhxXCm1TsTw3brJw3D93ZpYBIX8IHKDyGP x2b0DTka6aaTSE7FlknNBFcBPqjQepzdGs7TVjkVV5J6T6opH5su+cjdb7xx4MkT9JKFdUHhKE7 HoK4C5H6KvGkh2U27VyNesANlJyop7PmVw+VwhJnUf3vKCYvQcq21DnlQL+Vah63z2wWhkXRvK6 /0EHkc3NzsyE6RFodFLTWMjr5FMqyBheP/beBydTqJqkJtUaGVPNILw4p8TGZQrOgSHizKNnuz9 KzG4Pmou3+HLUAvXw70bxR1h2uSD/35vcb0UE= X-Google-Smtp-Source: AGHT+IE/1LdOeBif0KyI6WUKm0+g/cHDcmQkZXMJ3HSKH34hIWc5HagqqycH+XwhkyREphFE8vGtFw== X-Received: by 2002:a05:600c:c4a4:b0:46e:1d01:11dd with SMTP id 5b1f17b1804b1-46fa9a89444mr59833565e9.2.1760039552715; Thu, 09 Oct 2025 12:52:32 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 4/7] tcg/mips: Remove support for O32 and N32 ABIs Date: Thu, 9 Oct 2025 21:52:07 +0200 Message-ID: <20251009195210.33161-5-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::333; envelope-from=philmd@linaro.org; helo=mail-wm1-x333.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039598719154100 See previous commit for rationale. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Thomas Huth --- tcg/mips/tcg-target-reg-bits.h | 9 ++---- tcg/mips/tcg-target.c.inc | 15 ++-------- common-user/host/mips/safe-syscall.inc.S | 35 ------------------------ 3 files changed, 6 insertions(+), 53 deletions(-) diff --git a/tcg/mips/tcg-target-reg-bits.h b/tcg/mips/tcg-target-reg-bits.h index a957d2312f3..ee346a3f256 100644 --- a/tcg/mips/tcg-target-reg-bits.h +++ b/tcg/mips/tcg-target-reg-bits.h @@ -7,13 +7,10 @@ #ifndef TCG_TARGET_REG_BITS_H #define TCG_TARGET_REG_BITS_H =20 -#if defined(_ABIO32) && _MIPS_SIM =3D=3D _ABIO32 -# define TCG_TARGET_REG_BITS 32 -#elif (defined(_ABIN32) && _MIPS_SIM =3D=3D _ABIN32) \ - || (defined(_ABI64) && _MIPS_SIM =3D=3D _ABI64) -# define TCG_TARGET_REG_BITS 64 -#else +#if !defined(_MIPS_SIM) || _MIPS_SIM !=3D _ABI64 # error "Unknown ABI" #endif =20 +#define TCG_TARGET_REG_BITS 64 + #endif diff --git a/tcg/mips/tcg-target.c.inc b/tcg/mips/tcg-target.c.inc index 045565f4ca8..77af0d8658a 100644 --- a/tcg/mips/tcg-target.c.inc +++ b/tcg/mips/tcg-target.c.inc @@ -26,15 +26,9 @@ =20 /* used for function call generation */ #define TCG_TARGET_STACK_ALIGN 16 -#if defined(_ABIO32) && _MIPS_SIM =3D=3D _ABIO32 -# define TCG_TARGET_CALL_STACK_OFFSET 16 -# define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_EVEN -# define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_BY_REF -#else -# define TCG_TARGET_CALL_STACK_OFFSET 0 -# define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_NORMAL -# define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_NORMAL -#endif +#define TCG_TARGET_CALL_STACK_OFFSET 0 +#define TCG_TARGET_CALL_ARG_I64 TCG_CALL_ARG_NORMAL +#define TCG_TARGET_CALL_RET_I128 TCG_CALL_RET_NORMAL #define TCG_TARGET_CALL_ARG_I32 TCG_CALL_ARG_NORMAL #define TCG_TARGET_CALL_ARG_I128 TCG_CALL_ARG_EVEN =20 @@ -135,13 +129,10 @@ static const TCGReg tcg_target_call_iarg_regs[] =3D { TCG_REG_A1, TCG_REG_A2, TCG_REG_A3, -#if (defined(_ABIN32) && _MIPS_SIM =3D=3D _ABIN32) \ - || (defined(_ABI64) && _MIPS_SIM =3D=3D _ABI64) TCG_REG_T0, TCG_REG_T1, TCG_REG_T2, TCG_REG_T3, -#endif }; =20 static TCGReg tcg_target_call_oarg_reg(TCGCallReturnKind kind, int slot) diff --git a/common-user/host/mips/safe-syscall.inc.S b/common-user/host/mi= ps/safe-syscall.inc.S index 8857d708dae..3b196cc634c 100644 --- a/common-user/host/mips/safe-syscall.inc.S +++ b/common-user/host/mips/safe-syscall.inc.S @@ -30,15 +30,9 @@ * arguments being syscall arguments (also 'long'). */ =20 -#if defined(_ABIO32) && _MIPS_SIM =3D=3D _ABIO32 -/* 8 * 4 =3D 32 for outgoing parameters; 1 * 4 for s0 save; 1 * 4 for alig= n. */ -#define FRAME 40 -#define OFS_S0 32 -#else /* 1 * 8 for s0 save; 1 * 8 for align. */ #define FRAME 16 #define OFS_S0 0 -#endif =20 =20 NESTED(safe_syscall_base, FRAME, ra) @@ -47,34 +41,6 @@ NESTED(safe_syscall_base, FRAME, ra) .cfi_adjust_cfa_offset FRAME REG_S s0, OFS_S0(sp) .cfi_rel_offset s0, OFS_S0 -#if defined(_ABIO32) && _MIPS_SIM =3D=3D _ABIO32 - /* - * The syscall calling convention is nearly the same as C: - * we enter with a0 =3D=3D &signal_pending - * a1 =3D=3D syscall number - * a2, a3, stack =3D=3D syscall arguments - * and return the result in a0 - * and the syscall instruction needs - * v0 =3D=3D syscall number - * a0 ... a3, stack =3D=3D syscall arguments - * and returns the result in v0 - * Shuffle everything around appropriately. - */ - move s0, a0 /* signal_pending pointer */ - move v0, a1 /* syscall number */ - move a0, a2 /* syscall arguments */ - move a1, a3 - lw a2, FRAME+16(sp) - lw a3, FRAME+20(sp) - lw t4, FRAME+24(sp) - lw t5, FRAME+28(sp) - lw t6, FRAME+32(sp) - lw t7, FRAME+40(sp) - sw t4, 16(sp) - sw t5, 20(sp) - sw t6, 24(sp) - sw t7, 28(sp) -#else /* * The syscall calling convention is nearly the same as C: * we enter with a0 =3D=3D &signal_pending @@ -95,7 +61,6 @@ NESTED(safe_syscall_base, FRAME, ra) move a3, a5 move a4, a6 move a5, a7 -#endif =20 /* * This next sequence of code works in conjunction with the --=20 2.51.0 From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039637; cv=none; d=zohomail.com; s=zohoarc; b=DQzhx0kcl5js0IEoN4a6bJ1p5mYFBdP+g3jNZ5HJKx0dfPz6PK9ZU2rOkmgeIbikH2VPeuYVjfunoYIgj/MDTAhl43pjToxV1wEEnrwaH+uADoUENOHKB+9nQJLYO7fLRnVJUbbrB+DOysOzpcE0hjtaqsQyI2YbVU16PTvEl4o= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039637; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=//OvBXjjJD5TG2oi7zK+Oe/RnLlh4YLUxRdHdhJw4K4=; b=OAInvQGHIGFyIBdNyW4bdXFOqbmczs16EWuJytNBCHQMclIIaWGefyWe1VIBsHA3ulDMOTmvJHPB84wk7LL/pLVg+Esnqj4LcqOPiw9H2PgXpl+JsTPdBNMTjV/u+3Lra6qwa5fDxCFuFiko/V3H3hwesL0wj+ms5iSuwAdPZ/A= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 176003963715910.248206026208663; Thu, 9 Oct 2025 12:53:57 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6wgy-0007q8-5m; Thu, 09 Oct 2025 15:52:48 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6wgu-0007lu-Mj for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:45 -0400 Received: from mail-wm1-x343.google.com ([2a00:1450:4864:20::343]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wgq-0004WI-Jy for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:43 -0400 Received: by mail-wm1-x343.google.com with SMTP id 5b1f17b1804b1-46e6a6a5e42so6825735e9.0 for ; Thu, 09 Oct 2025 12:52:39 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-426ce57cce5sm571530f8f.1.2025.10.09.12.52.36 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:37 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039558; x=1760644358; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=//OvBXjjJD5TG2oi7zK+Oe/RnLlh4YLUxRdHdhJw4K4=; b=ZFpnIJaQtk0RyFuLhiIIy4G9VJL2RVBIK/8fH+WiRhRo2tMGq/Y5ULYPI/FvFkmck/ OKO9BRO5fFXduHNzxeBFprhkGl2wY+41v0YkYN2H52mTdpz3V6sjK7u/ODrPxxu8hBtq z5Hb0yGpPaziAdhOxuZX/zazBpNCwAcrh1jaC4rQjXrt+OHlbfgWMhj7GSbGcuLMvtbH mq90rCNvtiO4K3FvdWEAmv/QhTEsByT5Alh8XIFb7F3vrs3YyhfrhwwIjMduf6cTO32L d9s9L7S0XLNyJB+YD7zVlC+lIWeO50yvskBOlscfTydpV+Y3A4zJKhh40pFpYV8yQv9K 5osA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039558; x=1760644358; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=//OvBXjjJD5TG2oi7zK+Oe/RnLlh4YLUxRdHdhJw4K4=; b=Y8A5atUp6WfYCJNUayJ30UFw9ph0HeFoEY6qF0UCoagwy9Tk6gVIejXeGJMyJH+Koj oh5lMWRAPeyfNDBQyWsJ6fMY3d4TBfO6NnRm755dyhSfhfEe02k9xnbhe+JVdsscRIUN iaAnsGTifP8/oGB8NnGvS0BEQIvtCUa3eyRKwrwtAnKb3ZnASDKiJLRZwuNI5N4uvTRY uN5ES+x6RGSbEsoCwpJQDcHxI6NG0kTsB9lUJdODS5SHTjVTW5/RrktbA7ay/HojIKS+ NPqaFJh1Sr+6Xeo6iM4Vm8+SNSA1i1OmpUTvaXQwAqhflogfStxUAPkbPSqGtyXQAvIa c+wA== X-Gm-Message-State: AOJu0YxBmhpQ1qc11X5ebK371WXxBb84/fEe6W4KG+cH6jDi+6QfQlVW GXrcg53r79UBZsd0OLwigMrIYMO8EnNXqmTWWgDftYIimkWDGGbw0YLEj4GTCeWSsXv6YsTc2pm eixKKbLU8VnuP X-Gm-Gg: ASbGncsdN+bPqORFK4zcIWy3qBZPHGOVuAEfcXYJrBJX5BHNnggo0AqbEmwfgj7NPAO dkIQGuSE2GqEINSesbZxK/h4L/IFQMC3ZhC1gMnXL9XjwTeidW5Iq3wYzao60BSF0+IbrykvHbz 9GO2P793FvTx9GQlcZmsg2qihhQih+gGhiQK/IOrgGY1f0xZa5Swy8LJk5R9F55yYaX1kk5NRA8 owV5XbrMEM+ho+h4uYca6BYqbRTNUCl66XN3XZ/sVzbvLumHqrqeLyrzzbnG166heR6tSIpFWPU vqHE1rTVRN75vSup2WPgT996AytxTAUKfptEEtynBIGCg/L8AFByvgaPSYxOBuCQMNrVeUX1V0h bp+fGrq8TFnSQina0me8oevL/xR0kwZYgz/JZNDfVae7fslADqX5RdzUeRTRXs1+2BB01lIpvzX qNlldd6Ccq3yaKZxDM+cYdYOAS X-Google-Smtp-Source: AGHT+IHx4aFG2zolcimmOvcbT6c6bi+JSiHkQPPmgAHQZqr+TYXHgKWlD6icqQw+LJLf1kBy3eVkww== X-Received: by 2002:a05:600c:502c:b0:46e:1f86:aeba with SMTP id 5b1f17b1804b1-46fa9af014cmr61723275e9.17.1760039557780; Thu, 09 Oct 2025 12:52:37 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 5/7] tcg/mips: Remove support for 32-bit hosts Date: Thu, 9 Oct 2025 21:52:08 +0200 Message-ID: <20251009195210.33161-6-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::343; envelope-from=philmd@linaro.org; helo=mail-wm1-x343.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039639240154100 32-bit host support is deprecated since commit 6d701c9bac1 ("meson: Deprecate 32-bit host support"), released as v10.0. The next release being v10.2, we can remove the TCG backend for 32-bit MIPS hosts. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Richard Henderson Reviewed-by: Thomas Huth --- tcg/mips/tcg-target-has.h | 2 - tcg/mips/tcg-target.c.inc | 277 ++++++-------------------------------- 2 files changed, 38 insertions(+), 241 deletions(-) diff --git a/tcg/mips/tcg-target-has.h b/tcg/mips/tcg-target-has.h index b9eb3385288..88f0145efba 100644 --- a/tcg/mips/tcg-target-has.h +++ b/tcg/mips/tcg-target-has.h @@ -39,11 +39,9 @@ extern bool use_mips32r2_instructions; #endif =20 /* optional instructions */ -#if TCG_TARGET_REG_BITS =3D=3D 64 #define TCG_TARGET_HAS_extr_i64_i32 1 #define TCG_TARGET_HAS_ext32s_i64 1 #define TCG_TARGET_HAS_ext32u_i64 1 -#endif =20 /* optional instructions detected at runtime */ #define TCG_TARGET_HAS_qemu_ldst_i128 0 diff --git a/tcg/mips/tcg-target.c.inc b/tcg/mips/tcg-target.c.inc index 77af0d8658a..c52f749b43b 100644 --- a/tcg/mips/tcg-target.c.inc +++ b/tcg/mips/tcg-target.c.inc @@ -32,15 +32,6 @@ #define TCG_TARGET_CALL_ARG_I32 TCG_CALL_ARG_NORMAL #define TCG_TARGET_CALL_ARG_I128 TCG_CALL_ARG_EVEN =20 -#if TCG_TARGET_REG_BITS =3D=3D 32 -# define LO_OFF (HOST_BIG_ENDIAN * 4) -# define HI_OFF (4 - LO_OFF) -#else -/* Assert at compile-time that these values are never used for 64-bit. */ -# define LO_OFF ({ qemu_build_not_reached(); 0; }) -# define HI_OFF ({ qemu_build_not_reached(); 0; }) -#endif - #ifdef CONFIG_DEBUG_TCG static const char * const tcg_target_reg_names[TCG_TARGET_NB_REGS] =3D { "zero", @@ -84,11 +75,7 @@ static const char * const tcg_target_reg_names[TCG_TARGE= T_NB_REGS] =3D { #define TCG_TMP3 TCG_REG_T7 =20 #define TCG_GUEST_BASE_REG TCG_REG_S7 -#if TCG_TARGET_REG_BITS =3D=3D 64 #define TCG_REG_TB TCG_REG_S6 -#else -#define TCG_REG_TB ({ qemu_build_not_reached(); TCG_REG_ZERO; }) -#endif =20 /* check if we really need so many registers :P */ static const int tcg_target_reg_alloc_order[] =3D { @@ -559,7 +546,7 @@ static void tcg_out_movi_int(TCGContext *s, TCGType typ= e, TCGReg ret, tcg_target_long tmp; int sh, lo; =20 - if (TCG_TARGET_REG_BITS =3D=3D 64 && type =3D=3D TCG_TYPE_I32) { + if (type =3D=3D TCG_TYPE_I32) { arg =3D (int32_t)arg; } =20 @@ -567,7 +554,6 @@ static void tcg_out_movi_int(TCGContext *s, TCGType typ= e, TCGReg ret, if (tcg_out_movi_two(s, ret, arg)) { return; } - assert(TCG_TARGET_REG_BITS =3D=3D 64); =20 /* Load addresses within 2GB of TB with 1 or 3 insns. */ tmp =3D tcg_tbrel_diff(s, (void *)arg); @@ -630,7 +616,7 @@ static void tcg_out_movi_int(TCGContext *s, TCGType typ= e, TCGReg ret, static void tcg_out_movi(TCGContext *s, TCGType type, TCGReg ret, tcg_target_long arg) { - TCGReg tbreg =3D TCG_TARGET_REG_BITS =3D=3D 64 ? TCG_REG_TB : 0; + TCGReg tbreg =3D TCG_REG_TB; tcg_out_movi_int(s, type, ret, arg, tbreg); } =20 @@ -658,7 +644,6 @@ static void tcg_out_ext16u(TCGContext *s, TCGReg rd, TC= GReg rs) =20 static void tcg_out_ext32s(TCGContext *s, TCGReg rd, TCGReg rs) { - tcg_debug_assert(TCG_TARGET_REG_BITS =3D=3D 64); tcg_out_opc_sa(s, OPC_SLL, rd, rs, 0); } =20 @@ -701,7 +686,6 @@ static void tcg_out_bswap_subr(TCGContext *s, const tcg= _insn_unit *sub) =20 static void tcg_out_ext32u(TCGContext *s, TCGReg ret, TCGReg arg) { - tcg_debug_assert(TCG_TARGET_REG_BITS =3D=3D 64); if (use_mips32r2_instructions) { tcg_out_opc_bf(s, OPC_DEXT, ret, arg, 31, 0); } else { @@ -728,7 +712,7 @@ static void tcg_out_ld(TCGContext *s, TCGType type, TCG= Reg arg, TCGReg arg1, intptr_t arg2) { MIPSInsn opc =3D OPC_LD; - if (TCG_TARGET_REG_BITS =3D=3D 32 || type =3D=3D TCG_TYPE_I32) { + if (type =3D=3D TCG_TYPE_I32) { opc =3D OPC_LW; } tcg_out_ldst(s, opc, arg, arg1, arg2); @@ -738,7 +722,7 @@ static void tcg_out_st(TCGContext *s, TCGType type, TCG= Reg arg, TCGReg arg1, intptr_t arg2) { MIPSInsn opc =3D OPC_SD; - if (TCG_TARGET_REG_BITS =3D=3D 32 || type =3D=3D TCG_TYPE_I32) { + if (type =3D=3D TCG_TYPE_I32) { opc =3D OPC_SW; } tcg_out_ldst(s, opc, arg, arg1, arg2); @@ -918,72 +902,6 @@ void tcg_out_br(TCGContext *s, TCGLabel *l) tgen_brcond(s, TCG_TYPE_I32, TCG_COND_EQ, TCG_REG_ZERO, TCG_REG_ZERO, = l); } =20 -static int tcg_out_setcond2_int(TCGContext *s, TCGCond cond, TCGReg ret, - TCGReg al, TCGReg ah, TCGReg bl, TCGReg bh) -{ - int flags =3D 0; - - switch (cond) { - case TCG_COND_EQ: - flags |=3D SETCOND_INV; - /* fall through */ - case TCG_COND_NE: - flags |=3D SETCOND_NEZ; - tcg_out_opc_reg(s, OPC_XOR, TCG_TMP0, al, bl); - tcg_out_opc_reg(s, OPC_XOR, TCG_TMP1, ah, bh); - tcg_out_opc_reg(s, OPC_OR, ret, TCG_TMP0, TCG_TMP1); - break; - - default: - tgen_setcond(s, TCG_TYPE_I32, TCG_COND_EQ, TCG_TMP0, ah, bh); - tgen_setcond(s, TCG_TYPE_I32, tcg_unsigned_cond(cond), - TCG_TMP1, al, bl); - tcg_out_opc_reg(s, OPC_AND, TCG_TMP1, TCG_TMP1, TCG_TMP0); - tgen_setcond(s, TCG_TYPE_I32, tcg_high_cond(cond), TCG_TMP0, ah, b= h); - tcg_out_opc_reg(s, OPC_OR, ret, TCG_TMP0, TCG_TMP1); - break; - } - return ret | flags; -} - -static void tgen_setcond2(TCGContext *s, TCGCond cond, TCGReg ret, - TCGReg al, TCGReg ah, - TCGArg bl, bool const_bl, - TCGArg bh, bool const_bh) -{ - int tmpflags =3D tcg_out_setcond2_int(s, cond, ret, al, ah, bl, bh); - tcg_out_setcond_end(s, ret, tmpflags); -} - -#if TCG_TARGET_REG_BITS !=3D 32 -__attribute__((unused)) -#endif -static const TCGOutOpSetcond2 outop_setcond2 =3D { - .base.static_constraint =3D C_O1_I4(r, r, r, rz, rz), - .out =3D tgen_setcond2, -}; - -static void tgen_brcond2(TCGContext *s, TCGCond cond, TCGReg al, TCGReg ah, - TCGArg bl, bool const_bl, - TCGArg bh, bool const_bh, TCGLabel *l) -{ - int tmpflags =3D tcg_out_setcond2_int(s, cond, TCG_TMP0, al, ah, bl, b= h); - TCGReg tmp =3D tmpflags & ~SETCOND_FLAGS; - MIPSInsn b_opc =3D tmpflags & SETCOND_INV ? OPC_BEQ : OPC_BNE; - - tcg_out_reloc(s, s->code_ptr, R_MIPS_PC16, l, 0); - tcg_out_opc_br(s, b_opc, tmp, TCG_REG_ZERO); - tcg_out_nop(s); -} - -#if TCG_TARGET_REG_BITS !=3D 32 -__attribute__((unused)) -#endif -static const TCGOutOpBrcond2 outop_brcond2 =3D { - .base.static_constraint =3D C_O0_I4(r, r, rz, rz), - .out =3D tgen_brcond2, -}; - static void tgen_movcond(TCGContext *s, TCGType type, TCGCond cond, TCGReg ret, TCGReg c1, TCGArg c2, bool const_c2, TCGArg v1, bool const_v1, TCGArg v2, bool const_v= 2) @@ -1189,7 +1107,7 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext= *s, HostAddress *h, tcg_out_ld(s, TCG_TYPE_PTR, TCG_TMP1, TCG_AREG0, table_off); =20 /* Extract the TLB index from the address into TMP3. */ - if (TCG_TARGET_REG_BITS =3D=3D 32 || addr_type =3D=3D TCG_TYPE_I32= ) { + if (addr_type =3D=3D TCG_TYPE_I32) { tcg_out_opc_sa(s, OPC_SRL, TCG_TMP3, addr, TARGET_PAGE_BITS - CPU_TLB_ENTRY_BITS); } else { @@ -1201,7 +1119,7 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext= *s, HostAddress *h, tcg_out_opc_reg(s, ALIAS_PADD, TCG_TMP3, TCG_TMP3, TCG_TMP1); =20 /* Load the tlb comparator. */ - if (TCG_TARGET_REG_BITS =3D=3D 64 && addr_type =3D=3D TCG_TYPE_I32= ) { + if (addr_type =3D=3D TCG_TYPE_I32) { tcg_out_ld(s, TCG_TYPE_I32, TCG_TMP0, TCG_TMP3, cmp_off + HOST_BIG_ENDIAN * 4); } else { @@ -1218,8 +1136,7 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext= *s, HostAddress *h, */ tcg_out_movi(s, addr_type, TCG_TMP1, TARGET_PAGE_MASK | a_mask); if (a_mask < s_mask) { - tcg_out_opc_imm(s, (TCG_TARGET_REG_BITS =3D=3D 32 - || addr_type =3D=3D TCG_TYPE_I32 + tcg_out_opc_imm(s, (addr_type =3D=3D TCG_TYPE_I32 ? OPC_ADDIU : OPC_DADDIU), TCG_TMP2, addr, s_mask - a_mask); tcg_out_opc_reg(s, OPC_AND, TCG_TMP1, TCG_TMP1, TCG_TMP2); @@ -1228,7 +1145,7 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext= *s, HostAddress *h, } =20 /* Zero extend a 32-bit guest address for a 64-bit host. */ - if (TCG_TARGET_REG_BITS =3D=3D 64 && addr_type =3D=3D TCG_TYPE_I32= ) { + if (addr_type =3D=3D TCG_TYPE_I32) { tcg_out_ext32u(s, TCG_TMP2, addr); addr =3D TCG_TMP2; } @@ -1261,7 +1178,7 @@ static TCGLabelQemuLdst *prepare_host_addr(TCGContext= *s, HostAddress *h, } =20 base =3D addr; - if (TCG_TARGET_REG_BITS =3D=3D 64 && addr_type =3D=3D TCG_TYPE_I32= ) { + if (addr_type =3D=3D TCG_TYPE_I32) { tcg_out_ext32u(s, TCG_REG_A0, base); base =3D TCG_REG_A0; } @@ -1297,7 +1214,7 @@ static void tcg_out_qemu_ld_direct(TCGContext *s, TCG= Reg lo, TCGReg hi, tcg_out_opc_imm(s, OPC_LH, lo, base, 0); break; case MO_UL: - if (TCG_TARGET_REG_BITS =3D=3D 64 && type =3D=3D TCG_TYPE_I64) { + if (type =3D=3D TCG_TYPE_I64) { tcg_out_opc_imm(s, OPC_LWU, lo, base, 0); break; } @@ -1307,15 +1224,7 @@ static void tcg_out_qemu_ld_direct(TCGContext *s, TC= GReg lo, TCGReg hi, break; case MO_UQ: /* Prefer to load from offset 0 first, but allow for overlap. */ - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_out_opc_imm(s, OPC_LD, lo, base, 0); - } else if (HOST_BIG_ENDIAN ? hi !=3D base : lo =3D=3D base) { - tcg_out_opc_imm(s, OPC_LW, hi, base, HI_OFF); - tcg_out_opc_imm(s, OPC_LW, lo, base, LO_OFF); - } else { - tcg_out_opc_imm(s, OPC_LW, lo, base, LO_OFF); - tcg_out_opc_imm(s, OPC_LW, hi, base, HI_OFF); - } + tcg_out_opc_imm(s, OPC_LD, lo, base, 0); break; default: g_assert_not_reached(); @@ -1357,21 +1266,14 @@ static void tcg_out_qemu_ld_unalign(TCGContext *s, = TCGReg lo, TCGReg hi, case MO_32: tcg_out_opc_imm(s, lw1, lo, base, 0); tcg_out_opc_imm(s, lw2, lo, base, 3); - if (TCG_TARGET_REG_BITS =3D=3D 64 && type =3D=3D TCG_TYPE_I64 && != sgn) { + if (type =3D=3D TCG_TYPE_I64 && !sgn) { tcg_out_ext32u(s, lo, lo); } break; =20 case MO_64: - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_out_opc_imm(s, ld1, lo, base, 0); - tcg_out_opc_imm(s, ld2, lo, base, 7); - } else { - tcg_out_opc_imm(s, lw1, HOST_BIG_ENDIAN ? hi : lo, base, 0 + 0= ); - tcg_out_opc_imm(s, lw2, HOST_BIG_ENDIAN ? hi : lo, base, 0 + 3= ); - tcg_out_opc_imm(s, lw1, HOST_BIG_ENDIAN ? lo : hi, base, 4 + 0= ); - tcg_out_opc_imm(s, lw2, HOST_BIG_ENDIAN ? lo : hi, base, 4 + 3= ); - } + tcg_out_opc_imm(s, ld1, lo, base, 0); + tcg_out_opc_imm(s, ld2, lo, base, 7); break; =20 default: @@ -1407,36 +1309,8 @@ static const TCGOutOpQemuLdSt outop_qemu_ld =3D { .out =3D tgen_qemu_ld, }; =20 -static void tgen_qemu_ld2(TCGContext *s, TCGType type, TCGReg datalo, - TCGReg datahi, TCGReg addr, MemOpIdx oi) -{ - MemOp opc =3D get_memop(oi); - TCGLabelQemuLdst *ldst; - HostAddress h; - - tcg_debug_assert(TCG_TARGET_REG_BITS =3D=3D 32); - ldst =3D prepare_host_addr(s, &h, addr, oi, true); - - if (use_mips32r6_instructions || h.aa.align >=3D (opc & MO_SIZE)) { - tcg_out_qemu_ld_direct(s, datalo, datahi, h.base, opc, type); - } else { - tcg_out_qemu_ld_unalign(s, datalo, datahi, h.base, opc, type); - } - - if (ldst) { - ldst->type =3D type; - ldst->datalo_reg =3D datalo; - ldst->datahi_reg =3D datahi; - ldst->raddr =3D tcg_splitwx_to_rx(s->code_ptr); - } -} - static const TCGOutOpQemuLdSt2 outop_qemu_ld2 =3D { - /* Ensure that the mips32 code is compiled but discarded for mips64. */ - .base.static_constraint =3D - TCG_TARGET_REG_BITS =3D=3D 32 ? C_O2_I1(r, r, r) : C_NotImplemente= d, - .out =3D - TCG_TARGET_REG_BITS =3D=3D 32 ? tgen_qemu_ld2 : NULL, + .base.static_constraint =3D C_NotImplemented, }; =20 static void tcg_out_qemu_st_direct(TCGContext *s, TCGReg lo, TCGReg hi, @@ -1453,12 +1327,7 @@ static void tcg_out_qemu_st_direct(TCGContext *s, TC= GReg lo, TCGReg hi, tcg_out_opc_imm(s, OPC_SW, lo, base, 0); break; case MO_64: - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_out_opc_imm(s, OPC_SD, lo, base, 0); - } else { - tcg_out_opc_imm(s, OPC_SW, HOST_BIG_ENDIAN ? hi : lo, base, 0); - tcg_out_opc_imm(s, OPC_SW, HOST_BIG_ENDIAN ? lo : hi, base, 4); - } + tcg_out_opc_imm(s, OPC_SD, lo, base, 0); break; default: g_assert_not_reached(); @@ -1486,15 +1355,8 @@ static void tcg_out_qemu_st_unalign(TCGContext *s, T= CGReg lo, TCGReg hi, break; =20 case MO_64: - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_out_opc_imm(s, sd1, lo, base, 0); - tcg_out_opc_imm(s, sd2, lo, base, 7); - } else { - tcg_out_opc_imm(s, sw1, HOST_BIG_ENDIAN ? hi : lo, base, 0 + 0= ); - tcg_out_opc_imm(s, sw2, HOST_BIG_ENDIAN ? hi : lo, base, 0 + 3= ); - tcg_out_opc_imm(s, sw1, HOST_BIG_ENDIAN ? lo : hi, base, 4 + 0= ); - tcg_out_opc_imm(s, sw2, HOST_BIG_ENDIAN ? lo : hi, base, 4 + 3= ); - } + tcg_out_opc_imm(s, sd1, lo, base, 0); + tcg_out_opc_imm(s, sd2, lo, base, 7); break; =20 default: @@ -1530,36 +1392,8 @@ static const TCGOutOpQemuLdSt outop_qemu_st =3D { .out =3D tgen_qemu_st, }; =20 -static void tgen_qemu_st2(TCGContext *s, TCGType type, TCGReg datalo, - TCGReg datahi, TCGReg addr, MemOpIdx oi) -{ - MemOp opc =3D get_memop(oi); - TCGLabelQemuLdst *ldst; - HostAddress h; - - tcg_debug_assert(TCG_TARGET_REG_BITS =3D=3D 32); - ldst =3D prepare_host_addr(s, &h, addr, oi, false); - - if (use_mips32r6_instructions || h.aa.align >=3D (opc & MO_SIZE)) { - tcg_out_qemu_st_direct(s, datalo, datahi, h.base, opc); - } else { - tcg_out_qemu_st_unalign(s, datalo, datahi, h.base, opc); - } - - if (ldst) { - ldst->type =3D type; - ldst->datalo_reg =3D datalo; - ldst->datahi_reg =3D datahi; - ldst->raddr =3D tcg_splitwx_to_rx(s->code_ptr); - } -} - static const TCGOutOpQemuLdSt2 outop_qemu_st2 =3D { - /* Ensure that the mips32 code is compiled but discarded for mips64. */ - .base.static_constraint =3D - TCG_TARGET_REG_BITS =3D=3D 32 ? C_O0_I3(rz, rz, r) : C_NotImplemen= ted, - .out =3D - TCG_TARGET_REG_BITS =3D=3D 32 ? tgen_qemu_st2 : NULL, + .base.static_constraint =3D C_NotImplemented, }; =20 static void tcg_out_mb(TCGContext *s, unsigned a0) @@ -1584,22 +1418,14 @@ static void tcg_out_exit_tb(TCGContext *s, uintptr_= t a0) int16_t lo =3D 0; =20 if (a0) { - intptr_t ofs; - if (TCG_TARGET_REG_BITS =3D=3D 64) { - ofs =3D tcg_tbrel_diff(s, (void *)a0); - lo =3D ofs; - if (ofs =3D=3D lo) { - base =3D TCG_REG_TB; - } else { - base =3D TCG_REG_V0; - tcg_out_movi(s, TCG_TYPE_PTR, base, ofs - lo); - tcg_out_opc_reg(s, ALIAS_PADD, base, base, TCG_REG_TB); - } + intptr_t ofs =3D tcg_tbrel_diff(s, (void *)a0); + lo =3D ofs; + if (ofs =3D=3D lo) { + base =3D TCG_REG_TB; } else { - ofs =3D a0; - lo =3D ofs; base =3D TCG_REG_V0; tcg_out_movi(s, TCG_TYPE_PTR, base, ofs - lo); + tcg_out_opc_reg(s, ALIAS_PADD, base, base, TCG_REG_TB); } } if (!tcg_out_opc_jmp(s, OPC_J, tb_ret_addr)) { @@ -1616,35 +1442,24 @@ static void tcg_out_goto_tb(TCGContext *s, int whic= h) TCGReg base, dest; =20 /* indirect jump method */ - if (TCG_TARGET_REG_BITS =3D=3D 64) { - dest =3D TCG_REG_TB; - base =3D TCG_REG_TB; - ofs =3D tcg_tbrel_diff(s, (void *)ofs); - } else { - dest =3D TCG_TMP0; - base =3D TCG_REG_ZERO; - } + dest =3D TCG_REG_TB; + base =3D TCG_REG_TB; + ofs =3D tcg_tbrel_diff(s, (void *)ofs); tcg_out_ld(s, TCG_TYPE_PTR, dest, base, ofs); tcg_out_opc_reg(s, OPC_JR, 0, dest, 0); /* delay slot */ tcg_out_nop(s); =20 set_jmp_reset_offset(s, which); - if (TCG_TARGET_REG_BITS =3D=3D 64) { - /* For the unlinked case, need to reset TCG_REG_TB. */ - tcg_out_ldst(s, ALIAS_PADDI, TCG_REG_TB, TCG_REG_TB, - -tcg_current_code_size(s)); - } + /* For the unlinked case, need to reset TCG_REG_TB. */ + tcg_out_ldst(s, ALIAS_PADDI, TCG_REG_TB, TCG_REG_TB, + -tcg_current_code_size(s)); } =20 static void tcg_out_goto_ptr(TCGContext *s, TCGReg a0) { tcg_out_opc_reg(s, OPC_JR, 0, a0, 0); - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_out_mov(s, TCG_TYPE_PTR, TCG_REG_TB, a0); - } else { - tcg_out_nop(s); - } + tcg_out_mov(s, TCG_TYPE_PTR, TCG_REG_TB, a0); } =20 void tb_target_set_jmp_target(const TranslationBlock *tb, int n, @@ -1839,7 +1654,6 @@ static const TCGOutOpBinary outop_eqv =3D { .base.static_constraint =3D C_NotImplemented, }; =20 -#if TCG_TARGET_REG_BITS =3D=3D 64 static void tgen_extrh_i64_i32(TCGContext *s, TCGType t, TCGReg a0, TCGReg= a1) { tcg_out_dsra(s, a0, a1, 32); @@ -1849,7 +1663,6 @@ static const TCGOutOpUnary outop_extrh_i64_i32 =3D { .base.static_constraint =3D C_O1_I1(r, r), .out_rr =3D tgen_extrh_i64_i32, }; -#endif =20 static void tgen_mul(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1, TCGReg a2) @@ -2238,7 +2051,6 @@ static const TCGOutOpBswap outop_bswap32 =3D { .out_rr =3D tgen_bswap32, }; =20 -#if TCG_TARGET_REG_BITS =3D=3D 64 static void tgen_bswap64(TCGContext *s, TCGType type, TCGReg ret, TCGReg a= rg) { if (use_mips32r2_instructions) { @@ -2256,7 +2068,6 @@ static const TCGOutOpUnary outop_bswap64 =3D { .base.static_constraint =3D C_O1_I1(r, r), .out_rr =3D tgen_bswap64, }; -#endif /* TCG_TARGET_REG_BITS =3D=3D 64 */ =20 static void tgen_neg(TCGContext *s, TCGType type, TCGReg a0, TCGReg a1) { @@ -2384,7 +2195,6 @@ static const TCGOutOpLoad outop_ld16s =3D { .out =3D tgen_ld16s, }; =20 -#if TCG_TARGET_REG_BITS =3D=3D 64 static void tgen_ld32u(TCGContext *s, TCGType type, TCGReg dest, TCGReg base, ptrdiff_t offset) { @@ -2406,7 +2216,6 @@ static const TCGOutOpLoad outop_ld32s =3D { .base.static_constraint =3D C_O1_I1(r, r), .out =3D tgen_ld32s, }; -#endif =20 static void tgen_st8_r(TCGContext *s, TCGType type, TCGReg data, TCGReg base, ptrdiff_t offset) @@ -2549,7 +2358,7 @@ static tcg_insn_unit *align_code_ptr(TCGContext *s) } =20 /* Stack frame parameters. */ -#define REG_SIZE (TCG_TARGET_REG_BITS / 8) +#define REG_SIZE 8 #define SAVE_SIZE ((int)ARRAY_SIZE(tcg_target_callee_save_regs) * REG_SIZ= E) #define TEMP_SIZE (CPU_TEMP_BUF_NLONGS * (int)sizeof(long)) =20 @@ -2581,17 +2390,15 @@ static void tcg_target_qemu_prologue(TCGContext *s) * with the address of the prologue, so we can use that instead * of TCG_REG_TB. */ -#if TCG_TARGET_REG_BITS =3D=3D 64 && !defined(__mips_abicalls) +#if !defined(__mips_abicalls) # error "Unknown mips abi" #endif tcg_out_movi_int(s, TCG_TYPE_PTR, TCG_GUEST_BASE_REG, guest_base, - TCG_TARGET_REG_BITS =3D=3D 64 ? TCG_REG_T9 : 0); + TCG_REG_T9); tcg_regset_set_reg(s->reserved_regs, TCG_GUEST_BASE_REG); } =20 - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_out_mov(s, TCG_TYPE_PTR, TCG_REG_TB, tcg_target_call_iarg_regs= [1]); - } + tcg_out_mov(s, TCG_TYPE_PTR, TCG_REG_TB, tcg_target_call_iarg_regs[1]); =20 /* Call generated code */ tcg_out_opc_reg(s, OPC_JR, 0, tcg_target_call_iarg_regs[1], 0); @@ -2647,10 +2454,6 @@ static void tcg_target_qemu_prologue(TCGContext *s) /* t3 =3D dcba -- delay slot */ tcg_out_opc_reg(s, OPC_OR, TCG_TMP3, TCG_TMP3, TCG_TMP1); =20 - if (TCG_TARGET_REG_BITS =3D=3D 32) { - return; - } - /* * bswap32u -- unsigned 32-bit swap. a0 =3D ....abcd. */ @@ -2745,9 +2548,7 @@ static void tcg_target_init(TCGContext *s) { tcg_target_detect_isa(); tcg_target_available_regs[TCG_TYPE_I32] =3D 0xffffffff; - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_target_available_regs[TCG_TYPE_I64] =3D 0xffffffff; - } + tcg_target_available_regs[TCG_TYPE_I64] =3D 0xffffffff; =20 tcg_target_call_clobber_regs =3D 0; tcg_regset_set_reg(tcg_target_call_clobber_regs, TCG_REG_V0); @@ -2778,9 +2579,7 @@ static void tcg_target_init(TCGContext *s) tcg_regset_set_reg(s->reserved_regs, TCG_REG_RA); /* return address = */ tcg_regset_set_reg(s->reserved_regs, TCG_REG_SP); /* stack pointer */ tcg_regset_set_reg(s->reserved_regs, TCG_REG_GP); /* global pointer = */ - if (TCG_TARGET_REG_BITS =3D=3D 64) { - tcg_regset_set_reg(s->reserved_regs, TCG_REG_TB); /* tc->tc_ptr */ - } + tcg_regset_set_reg(s->reserved_regs, TCG_REG_TB); /* tc->tc_ptr */ } =20 typedef struct { @@ -2798,7 +2597,7 @@ static const DebugFrame debug_frame =3D { .h.cie.id =3D -1, .h.cie.version =3D 1, .h.cie.code_align =3D 1, - .h.cie.data_align =3D -(TCG_TARGET_REG_BITS / 8) & 0x7f, /* sleb128 */ + .h.cie.data_align =3D -REG_SIZE & 0x7f, /* sleb128 */ .h.cie.return_column =3D TCG_REG_RA, =20 /* Total FDE size does not include the "len" member. */ --=20 2.51.0 From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039633; cv=none; d=zohomail.com; s=zohoarc; b=eTFPoybdmXVMr4fjCHgsImPsMUGSDvjtG1sz6ezaTdURwPYKXWP0xY07GfImvjYxzCeFdnH6ZHfi9CrAibNw+HgVg3fwdS2QfOfnDbUNkx9tImXRix7ISsx0R84aMp/UKvYe3gnVdQAe+f1lNpIfHBg8KXjscb6MvAI1yiBa22c= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039633; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=1gQ12MII2GLnuki7x5AAjpC96M2oGPwQzmOCT2f1vbI=; b=fYNnMSmW7rMEy5vZDuaIeDoUmdNmj5Y3luAGA3p7aWf+1vM5v/jN53MCe1+5+EZaXTdU3lhwMzIsyPyeS5H7AZHrxBvnauKchJBvMF3NgmLyKSx1fCK4DOtZpzum78tJWsrGKpOFgk3xhRKffo9B1LM/8E1VtA1zah8ItrBOhsQ= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760039632998925.132293562225; Thu, 9 Oct 2025 12:53:52 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6wh4-0007qk-1m; Thu, 09 Oct 2025 15:52:54 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6wgz-0007qQ-Bp for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:49 -0400 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wgw-0004Wk-0c for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:48 -0400 Received: by mail-wr1-x430.google.com with SMTP id ffacd0b85a97d-3c68ac7e18aso971948f8f.2 for ; Thu, 09 Oct 2025 12:52:44 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id ffacd0b85a97d-426ce589a21sm587753f8f.23.2025.10.09.12.52.41 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039563; x=1760644363; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=1gQ12MII2GLnuki7x5AAjpC96M2oGPwQzmOCT2f1vbI=; b=ZrdpoQvVikQJzACAj3yHQKvKx7+mOLyYgTDWKaDuvMBi7KnV09vr55d3bjS7iZQK06 aQr+1uJthliVf5+27rar/GNulA17o7IdqXIeQFvlLXswr71EtZRb7I12jPq1B62iV2zP jGI8u1Pj8BdVC6XXEUyctMe/mJpd6nG84EgKpfMlz9Ot96Pdf/C6v1vzlVqfXWQ1Jx/p fPAHsjT52zbD5qpmi6EIBxfavhOUy0UErPxhtsAQUMvZmEC7vl53sFdTBLIuxJpJBA0O BBcXwUnpMleJ1m1dEDaSfnM2c6YmtcZ2rasLQElCM4IyA1EYLk5rD/MGPmaw/0uzD/CA s0dA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039563; x=1760644363; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=1gQ12MII2GLnuki7x5AAjpC96M2oGPwQzmOCT2f1vbI=; b=h28u6ULyaDTZirKfyeiSFcLqvVSzbOdrjh4LcdOlANe8xzJtXdFlviIuY+mLS6Q3a5 FAL7SpisB42AoOIAMPg/Y2Fhffnhiok8oL161hbiyOl4fCUJIXl4YyYI32zWG0zxSjwV hDsRM5KLLFhZWW+F8ulkR9S6oM32LYnz6sV3ChkLgHZPU14sahLOr786R54tebDc9KDe x4unlQGPo81T18EhvuBprsP2+FRVj6mG+sD70ieFUSQnaf5NebnngwCHfCdaN8ED9YSf uFK420rWhxwZwkOZUGb9i6XrGUumRPWMSVWMrBLiEREEQqfFavOHcDhdOgVvz2RROJmh o5RQ== X-Gm-Message-State: AOJu0YxGqGcWSvrtW990BNo3ZN4Yp1Ov5D7MlkKnwts8isIiXhKe6DRx Pr/Ac7vQOZ8pETomwUrRd7TOfj+1dTm6kMGcH+vtr4VqsHJQlReNYxgn14oU0NYIYonlZv+UyXm v5TOixaZT+w== X-Gm-Gg: ASbGncubZQ8grip+xL70q0tK4X5SjncJ8jQldRrgP+WwZQkSQQqtoR9cOn+lSBGYUqS Mo0Gqou7PzOAZQl50LdHYJirQA56Rsdp6jPgXSlvOmzGzdPNVweS1KSsBjbQ7tCmwkdoxMTbpNL 5781lemun+w2CdjEtrA26eELlpbtbISFebGmSVc7XDLbtO4ZqX+LtZgTi3hIWHEDR4m41B7ztuI 0SOBdlMonbyftV8J3IuQWl29ID+7TEFQZkCgHtd+tCWDV9Mxb+RQlExkvSTzHmwIEl3jT0vp/+V idramF7PzFC3k4BlDfh2yUIi41k7+jfRVEyU4XT03hZ7FiFOn07pT76bcxpEmcvu/iDvwpVjFEU Tri7xNtmqVNuzPJzCXnjD90aZ0wEMVvgtvHOWTCN3eNey3oV4vphdWG/+P99wRAlcLIowNR132q XEREtYjN3d7JSEoWEL5iQnQmvqKCozpubnf5Y= X-Google-Smtp-Source: AGHT+IFsLGoXbsYR08mA/J7zMYuTGJYlCuWRyYXNWO5dzqkaRQ1xRCbIwbhvB5u4yD1uEb6uAwXKyg== X-Received: by 2002:a05:6000:18a9:b0:3e8:9e32:38f8 with SMTP id ffacd0b85a97d-4266726dceemr6167426f8f.14.1760039562701; Thu, 09 Oct 2025 12:52:42 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 6/7] kvm/mips: Remove support for 32-bit hosts Date: Thu, 9 Oct 2025 21:52:09 +0200 Message-ID: <20251009195210.33161-7-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::430; envelope-from=philmd@linaro.org; helo=mail-wr1-x430.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039642503116600 See previous commit for rationale. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Thomas Huth --- meson.build | 2 -- 1 file changed, 2 deletions(-) diff --git a/meson.build b/meson.build index afaefa01722..c5710a6a47c 100644 --- a/meson.build +++ b/meson.build @@ -295,8 +295,6 @@ elif cpu =3D=3D 'ppc' kvm_targets =3D ['ppc-softmmu'] elif cpu =3D=3D 'ppc64' kvm_targets =3D ['ppc-softmmu', 'ppc64-softmmu'] -elif cpu =3D=3D 'mips' - kvm_targets =3D ['mips-softmmu', 'mipsel-softmmu'] elif cpu =3D=3D 'mips64' kvm_targets =3D ['mips-softmmu', 'mipsel-softmmu', 'mips64-softmmu', 'mi= ps64el-softmmu'] elif cpu =3D=3D 'riscv32' --=20 2.51.0 From nobody Tue Oct 28 08:10:29 2025 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=none dis=none) header.from=linaro.org ARC-Seal: i=1; a=rsa-sha256; t=1760039635; cv=none; d=zohomail.com; s=zohoarc; b=P/Kktq0Otb6EhJTBKwyFQszHk3WUYaPMjhhmyMFF7V/q5EbwhdFjJGTihd4HiZmZT18rcFpVTEvlfVZE76FCHUndItqcZpF9/IdehRrcCftwNlFXnUVWVIow9xLSYVmWmaQPpx7kEO+firWzZbxPAoEPvvaMYhRgou9tO1pKcIk= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1760039635; h=Content-Type:Content-Transfer-Encoding:Cc:Cc:Date:Date:From:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:Subject:To:To:Message-Id:Reply-To; bh=YnoVU9PkzxRhq273VX1ANT/1nCaEAcbS7E7sJHM05Mk=; b=WeHfIJkJk4qdSNHbQ2BvkTw+Zbmo6uMXFRAkfHLqmrc14L2SPsR9I6RgkhrVcmFTuiyrx4jM7WLfkvvJUBaK4XH+1VCxNnoiWX6pFBqh14fG4Zp0PxyBvTMFtV2UcOUGEx/goNcncIQB1sjlz0TT+2SFlG9EHY7FCz47qMzotRk= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=none dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1760039635161537.3602745247214; Thu, 9 Oct 2025 12:53:55 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1v6whD-0007wr-0W; Thu, 09 Oct 2025 15:53:03 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1v6whA-0007so-4I for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:53:00 -0400 Received: from mail-wm1-x335.google.com ([2a00:1450:4864:20::335]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1v6wh3-0004XU-4i for qemu-devel@nongnu.org; Thu, 09 Oct 2025 15:52:59 -0400 Received: by mail-wm1-x335.google.com with SMTP id 5b1f17b1804b1-46e3cdc1a6aso10924275e9.1 for ; Thu, 09 Oct 2025 12:52:51 -0700 (PDT) Received: from localhost.localdomain (88-187-86-199.subs.proxad.net. [88.187.86.199]) by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-46fb49c4027sm9842925e9.17.2025.10.09.12.52.46 (version=TLS1_3 cipher=TLS_CHACHA20_POLY1305_SHA256 bits=256/256); Thu, 09 Oct 2025 12:52:47 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1760039568; x=1760644368; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=YnoVU9PkzxRhq273VX1ANT/1nCaEAcbS7E7sJHM05Mk=; b=aRKdZ1eOi1VQQyXTiYlbhVrNXL0W2le+z82Yb3zQvFtkhcSLID/OfCo48arxF/U0nd 3vuadWnzW0aGYC/PfrngIxetzHn5WnDMBUzxOTv5+44Y9cHdRjHjHUOIYKde/Ky6CpC6 7PD53W8pSkGgCRMZoHuBdy+TT7DjApJ4sgCzCHvGHuH8sQnnwwJJZzc1rEjr29AqPmAZ BgD4xZlf48U95yVhjcZJNMabQSz2ZO22o0C9WgIwmD7AfsBXoxX6Cvp8BCKgkaCfZC/0 RbmzpBJ0lhX+AV9vjn6ZtX0sCMfuoQBasHBJAs0OMMFAo5i/YEN96lxM+tgGwj2e0skq q9rQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1760039568; x=1760644368; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=YnoVU9PkzxRhq273VX1ANT/1nCaEAcbS7E7sJHM05Mk=; b=cK6R9qow3v6oAG/e0d5s1lWbexhHRlEI/q6vpB4+cq1xrEW6hiJKIDQzJAJghs3Bef u4YIBAjVwxfy3pRRBQAga4AJv/RBMAznDRcEV8C4PP9FUgt3Wxu5NbfylLeJc/BntRQJ rFrdBqpggCN2i1kj6nRDy6RWZTeC++nT1Cr8FyRG1fFoyJIQejm+da9Pp3A9bWrTIgh/ KbSoIVMweFfKOGNbz6vlxScofmiWzN+pBoi49ENnCbxZQhRNJahnvr69Ht1k1KYip0Le I2ksQ2b0jARweZbG8QLM80ydArVSrhwd82k/S+Qrx3ag09nXglgWinLqomxv8uW4e+OE x8kg== X-Gm-Message-State: AOJu0YzHz3TkQT70j5sTMko4RwsrBHuwN9FyksGBo0+dly2uuztNXSeQ 0r+hErKcESzPLZq8Z5NUr05IwPQ5EBnkFK9DwaEzAXVZE6GEKZVAo0cczsCXXu9O4goyWAq2tGL EuaLWwqg5EA== X-Gm-Gg: ASbGnct5M1als7X9+FiGlW5tsHowbQpBHNyvPdWtPBfHPmGs96Uf+CL+cxaoEoMrvXc xndQvVz1EZEn0BItYFhPXlnfGu2ZjrC5tKh9fuO1RkXGHFNDTYwgtLTLjXTQdY+q3KBUt8HeYTY LjL2FuRKS19+Lve0URMuwIxtpXpExmXn+MaYnUVnaC4pnw6UL885wSbiQ/Xq9XLNGRLEy6ReZYq E1VNljTYdlB3uGDNTQQkdcoyxMI6ieUxWmiaydpzi+Ewu919ZyDha3daqxRmTqSZXhli/WH8bET PULYCNv9IPz7BulCdVawxUqHfZjbRazJvXkCuuFlQVTKJZO/ibaCD0kcLAei45yJ/C3+KLoWtLN Ln+XcuEQDvtz5eYqCF18K54r+cFczfX2h3vrSzAKX9hz7IPz6aRa3tGxlk4LBgD/nj/tjK/LByL ksSCM5AbZLxrs6RK/WTBTv+siR X-Google-Smtp-Source: AGHT+IHD05VI+VUxrgZGD7ltEMp4z3Ptia3651WqJPgf3dTLFn3O6SAG+249BZWyozBAvp0kuw5UwQ== X-Received: by 2002:a05:600c:a309:b0:46f:b42e:e390 with SMTP id 5b1f17b1804b1-46fb42ee4b8mr10771845e9.20.1760039567669; Thu, 09 Oct 2025 12:52:47 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Cc: =?UTF-8?q?Alex=20Benn=C3=A9e?= , Thomas Huth , Paolo Bonzini , Richard Henderson , =?UTF-8?q?Marc-Andr=C3=A9=20Lureau?= , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , devel@lists.libvirt.org, Jiaxun Yang , Aleksandar Rikalo , Riku Voipio , =?UTF-8?q?Daniel=20P=2E=20Berrang=C3=A9?= , Huacai Chen , Aurelien Jarno Subject: [PATCH v2 7/7] buildsys: Remove support for 32-bit MIPS hosts Date: Thu, 9 Oct 2025 21:52:10 +0200 Message-ID: <20251009195210.33161-8-philmd@linaro.org> X-Mailer: git-send-email 2.51.0 In-Reply-To: <20251009195210.33161-1-philmd@linaro.org> References: <20251009195210.33161-1-philmd@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::335; envelope-from=philmd@linaro.org; helo=mail-wm1-x335.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @linaro.org) X-ZM-MESSAGEID: 1760039636754154100 Stop detecting 32-bit MIPS host as supported, update the deprecation document. See previous commit for rationale. Signed-off-by: Philippe Mathieu-Daud=C3=A9 Reviewed-by: Thomas Huth --- docs/about/deprecated.rst | 13 +++++-------- docs/about/removed-features.rst | 6 ++++++ configure | 7 ------- 3 files changed, 11 insertions(+), 15 deletions(-) diff --git a/docs/about/deprecated.rst b/docs/about/deprecated.rst index 67e527740c0..79cc34cfeb6 100644 --- a/docs/about/deprecated.rst +++ b/docs/about/deprecated.rst @@ -172,17 +172,14 @@ This argument has always been ignored. Host Architectures ------------------ =20 -Big endian MIPS since 7.2; 32-bit little endian MIPS since 9.2, MIPS since= 11.0 -''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''''= ''''' +MIPS (since 11.0) +''''''''''''''''' =20 -As Debian 10 ("Buster") moved into LTS the big endian 32 bit version of -MIPS moved out of support making it hard to maintain our -cross-compilation CI tests of the architecture. As we no longer have -CI coverage support may bitrot away before the deprecation process +MIPS is not supported by Debian 13 ("Trixie") and newer, making it hard to +maintain our cross-compilation CI tests of the architecture. As we no long= er +have CI coverage support may bitrot away before the deprecation process completes. =20 -Likewise, MIPS is not supported by Debian 13 ("Trixie") and newer. - System emulation on 32-bit x86 hosts (since 8.0) '''''''''''''''''''''''''''''''''''''''''''''''' =20 diff --git a/docs/about/removed-features.rst b/docs/about/removed-features.= rst index a5338e44c24..53829f59e65 100644 --- a/docs/about/removed-features.rst +++ b/docs/about/removed-features.rst @@ -896,6 +896,12 @@ work around the atomicity issues in system mode by run= ning all vCPUs in a single thread context; in user mode atomicity was simply broken. From 10.0, QEMU has disabled configuration of 64-bit guests on 32-bit host= s. =20 +32-bit MIPS (since 11.0) +'''''''''''''''''''''''' + +Debian 12 "Bookworm" removed support for 32-bit MIPS, making it hard to +maintain our cross-compilation CI tests of the architecture. + Guest Emulator ISAs ------------------- =20 diff --git a/configure b/configure index 6a633ac2b16..8236f43e8f9 100755 --- a/configure +++ b/configure @@ -404,8 +404,6 @@ elif check_define _ARCH_PPC ; then elif check_define __mips__ ; then if check_define __mips64 ; then cpu=3D"mips64" - else - cpu=3D"mips" fi elif check_define __s390__ ; then if check_define __s390x__ ; then @@ -473,11 +471,6 @@ case "$cpu" in host_arch=3Dmips linux_arch=3Dmips ;; - mips*) - cpu=3Dmips - host_arch=3Dmips - linux_arch=3Dmips - ;; =20 ppc) host_arch=3Dppc --=20 2.51.0