From nobody Sun Oct 5 00:12:04 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.libvirt.org designates 8.43.85.245 as permitted sender) client-ip=8.43.85.245; envelope-from=devel-bounces@lists.libvirt.org; helo=lists.libvirt.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of lists.libvirt.org designates 8.43.85.245 as permitted sender) smtp.mailfrom=devel-bounces@lists.libvirt.org; arc=fail (Bad Signature); dmarc=pass(p=reject dis=none) header.from=lists.libvirt.org Return-Path: Received: from lists.libvirt.org (lists.libvirt.org [8.43.85.245]) by mx.zohomail.com with SMTPS id 1759365731219725.7729314526939; Wed, 1 Oct 2025 17:42:11 -0700 (PDT) Received: by lists.libvirt.org (Postfix, from userid 993) id 1696744218; Wed, 1 Oct 2025 20:42:10 -0400 (EDT) Received: from [172.19.199.14] (lists.libvirt.org [8.43.85.245]) by lists.libvirt.org (Postfix) with ESMTP id 7D5AF4422A; Wed, 1 Oct 2025 20:39:08 -0400 (EDT) Received: by lists.libvirt.org (Postfix, from userid 993) id 5EF1243E2F; Wed, 1 Oct 2025 20:38:55 -0400 (EDT) Received: from SN4PR2101CU001.outbound.protection.outlook.com (mail-southcentralusazon11012011.outbound.protection.outlook.com [40.93.195.11]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (prime256v1) server-signature RSA-PSS (3072 bits) server-digest SHA256) (No client certificate requested) by lists.libvirt.org (Postfix) with ESMTPS id 4653C43E51 for ; Wed, 1 Oct 2025 20:38:54 -0400 (EDT) Received: from PH7PR12MB6834.namprd12.prod.outlook.com (2603:10b6:510:1b4::18) by IA1PR12MB8224.namprd12.prod.outlook.com (2603:10b6:208:3f9::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9160.17; Thu, 2 Oct 2025 00:38:46 +0000 Received: from PH7PR12MB6834.namprd12.prod.outlook.com ([fe80::f432:162b:b94e:d2cb]) by PH7PR12MB6834.namprd12.prod.outlook.com ([fe80::f432:162b:b94e:d2cb%6]) with mapi id 15.20.9160.015; Thu, 2 Oct 2025 00:38:46 +0000 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on lists.libvirt.org X-Spam-Level: X-Spam-Status: No, score=-3.1 required=5.0 tests=ARC_SIGNED,ARC_VALID, DKIM_INVALID,DKIM_SIGNED,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED,RCVD_IN_VALIDITY_RPBL_BLOCKED, RCVD_IN_VALIDITY_SAFE_BLOCKED,SPF_PASS autolearn=unavailable autolearn_force=no version=4.0.1 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=c5YvqY7AIVegx6yCzzO8zIG617+bElxYZX4+I6vdJeqbd1xfE9eCyGd77ucAWDt7aC8B8wSGmUcz0Oed88V1306iUuJsBBp/6jrdLx3J3akEJkEyJDypdyMIySbDd7ilL3fp9gYOPFoDqtqTvXTG0ubmogR1mPNX9inBVbyDvV4CnZkoo/0rw9y4g3cJzb7dOdQ29nliU6zddolHqUatMX30P1OLygAB7Z8EEBVbXYgqNI1dSSZN/swE4EIfYC6lWAkiJf0V8a2SVFtJ3RFygwDyzLPunHiddSVKn0pT8JTk9OE4J2TKze/Gb2Q+krk8lmyxuaoXav3eNqmcBmhKYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RetOjh5YInWxLQZ9nDrbvKwyrgDhvfPuE5QEMp09wB0=; b=lK37cOzdQkSqotIv/Fej8nDV0XOIMSC0biDnFzgjXNCj/SYgYd86d6XX9Qf6lROlcyr2so2Hj0/ZZH51kuOCO+WwHXw/E76/Vmc2ficGgtCRSAoFzre+LjF3gKFiKIt3cs4gHrw9hBbwP+VwexgaP9Cr6guN6TYkJOWHaC5q1EMhWc3shEVFeZeE6ExNfZK9S5MCSA82W4JFtUh8TEI3hGUSjeAjzvG+h76FHdeTqGEcMbiMcRVgBPCocwX9lthLDpn7iNPsqFk26YE9kXTaPGZ4cDBsy266+GO346Aw1dhXm2R80PxhTd6o8etBdJx95aqdkFEBtO7E6Sl1Sw2ZTg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RetOjh5YInWxLQZ9nDrbvKwyrgDhvfPuE5QEMp09wB0=; b=BZ0/gpyEYW/159CDF5/Ouzxepn0aGg5SlHSaYcnG9g8zH7YtDhjWr0mZOm9aHhUgqLzDl0g6pMgAjpGKeN9KUhYNKNBqthrwNq/AyPQ5auXR0r8qxuxitJ+jweF8KcmoK1MFn5Grzzo0ESDLteFTyukvbjBIsGBxlPLnzl7+fIKlJee6IzG22zpiaLxjymlOyQppDG0bJU6FUqMgQbqQyJ4kONX7V9M4QjeO7OyWEg/V1eInF/slbTXC1ykjNwN2BZlsAm3MgpgPCtuHTj0AUm19CMjrsX0OS/oYyifv/gCe9IdTxq3COAh3HPdUrq/tNO0dI7g+7TJgVKaxTFcwHw== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nvidia.com; To: devel@lists.libvirt.org Subject: [RFC PATCH v5 1/7] qemu: add IOMMU model smmuv3Dev Date: Wed, 1 Oct 2025 17:38:31 -0700 Message-ID: <20251002003837.1546646-2-nathanc@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251002003837.1546646-1-nathanc@nvidia.com> References: <20251002003837.1546646-1-nathanc@nvidia.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SJ0PR03CA0048.namprd03.prod.outlook.com (2603:10b6:a03:33e::23) To PH7PR12MB6834.namprd12.prod.outlook.com (2603:10b6:510:1b4::18) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PH7PR12MB6834:EE_|IA1PR12MB8224:EE_ X-MS-Office365-Filtering-Correlation-Id: 84f13dc2-b45d-476a-f072-08de014c0bd0 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|376014|1800799024|366016; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?LSl/JlX85TIwBouvCIvTkYUuMH9vC4teLnS+eA8CoyRYf6kT8pfsWSOD3lhG?= =?us-ascii?Q?B6cqoZIefSL40poWLmiIlFiDnlUTlGWARxGDj8QH+ecLr2IZ9c8IEDIDYTQI?= =?us-ascii?Q?UnnCzBLejlgrdEXCvzY+1m7vF4XbPd1Dzmx9uGbsiy4tvGX3WChUKSdrjOUZ?= =?us-ascii?Q?a5X570WdS/OnPl6JdNIXBay1agtyMr/hXxh+9qgDfszSpATGE69UgyAF3LsF?= =?us-ascii?Q?hEdSthIonLLdbrIu7VMDg/QaIebRbPzLP1SH75f14hBh8iYYk98Ekdx/LPVP?= =?us-ascii?Q?yEo5N+jtI01sLMF+2v+e0dbm4iphP5Rtx7qWQx2YoPJ4AJTQUquDIGQ5ZwXw?= =?us-ascii?Q?HLh4R5CMR6OXUYtwZMfO1ers1PMbRxbauF7VHJgpJ8g18mFR1mP6W6PF56n/?= =?us-ascii?Q?8svbhDytg1wid77tLNxXhfDAqJYA3FGb81RuH3lB42F6D2o2s+JKp9/VOKLz?= =?us-ascii?Q?MUsfpu4h0aSbiMdr/D0v6Ylz+W6hBHNAJUK7hgobGp4TwHO2RuOBEOsbaYhO?= =?us-ascii?Q?XkHM5HXuipKy6CKqbjzxuhsqlF3Vbib3IR9Gj3pwp8h5Awog1JlXPtMa1q3Y?= =?us-ascii?Q?G5/T5TRRbSw810NDa/fT8Vux1A8NgFECKuvrC9OcEpRBoXsHDBnYVb5hcfdj?= =?us-ascii?Q?XJ/2iRPzoIs1fwgylC3GljrOqvawtNP43UzgH/dP2My7oqo3YGgHisFLGOu5?= =?us-ascii?Q?gD09lecPPrw+O6xsNXIOWpAE1Wuia2H23lKAoedrJUtRbGPG4UW0qgY89CVm?= =?us-ascii?Q?eODplvd42rMdw1vcxKsoXsaG3yOZl/LAV0+dXtakPFOAkb/OKW+sqYmu15iK?= =?us-ascii?Q?eXd6ua11YvAfInkZiRntxSE/M0kq6KJrHoSje1TVt3+zcnFB3f7x04N81CJC?= =?us-ascii?Q?PJzHsbUJPGzLJrqDVgjmiE4LCjJ0136v787H25XwVM3R5un6kV57d/QV68Zd?= =?us-ascii?Q?SsyozFR0npEzWHcnY319oTRVXJFXk7NqDIav6JCKzPI5JyfBsgve/c+SHIx7?= =?us-ascii?Q?9wbmTcTmiVGFExbQJnu0Oa8xx8GJ2Mttd024KXRH5zHMdEyehPpIAxycHxY8?= =?us-ascii?Q?gtvq4EW3zEe1GCkUkYMmaDbe9/8zJ3piei9kWqOywNCmt9WWmuecSjyHhqsQ?= =?us-ascii?Q?OpZA5s3kRSA30ey41pwHfc47JwKY9KFPI2l2dwyfwwmDMajs45TqiuddDxbl?= =?us-ascii?Q?Z3uxmoNsr6g0A86XhoVDPJKPhtSKrv/i1KbYq81Lza59soEb3UAegjEYihk9?= =?us-ascii?Q?W8gk1H4uxR0H6M1npTZCNXQTjzFS0czjTRHQCoUhyWjnbhV+hvFEusEXmhIn?= =?us-ascii?Q?ah3fLtR7tPCnQqeUnqBDORH6tPmhhwjsnENXrON0FiY0KvepbkZqozXh2kf3?= =?us-ascii?Q?wNhyxZV8KfLfgFxeWYsJQeRI+oOLJcVQfCOMxLkDC062QQQhopJOu484qCe7?= =?us-ascii?Q?ELoZYAMFv32oWA7EGLtc9vq3X+wIzoKA?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH7PR12MB6834.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(376014)(1800799024)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?Eq5P552ZgaGxgB17fFyEytps81JqPJQBsk+arGgVD/D4HwELUmQm7wP6d9xm?= =?us-ascii?Q?+/PQ3zeN+2aXD26ieQnM+zlAF+J4qXnYzh+LNTjFYSjGWsXfa67ZRw2XbP43?= =?us-ascii?Q?OViCxA8w+XR6xEheb6wgMxZYvgUsvY2+8upWbS5pisPWgGUoMEEoQ7LkiHVx?= =?us-ascii?Q?wOXY3ujidMFeKf5obvw18aKnjsYuLp8OsghPu5uyi3Xf7sJIKkto7Qn2vTvx?= =?us-ascii?Q?9DdI0tBd5h2uvzW8PPMlBTWhCcNnn+vH+DYYPO8NyoKk54SkFwr11MRlGRNf?= =?us-ascii?Q?XCSADJrU7gk38wVF9KbFHDd1LkWDTdcfwguhVmCyVWrwgxVrK1e24oKN6ezS?= =?us-ascii?Q?8JR6xe/ZixtMFXBn1A6A8pcX4eTbNXGkT4KIOhsf+oHR+mvH18FzXjDlJeh0?= =?us-ascii?Q?45xCA2JwtfcaeV0oe/VB1U+hHtsUCaJa9ZpYFHbIYlTxoo9xW110TZUsMAJI?= =?us-ascii?Q?xW5OKRgnjDYda1cqmbQ8WIxCDCp0YgGYbFUpNAg7P6Cy7k6Sc+h46aSWQdlQ?= =?us-ascii?Q?d7o5f1do04UM+jPlx6MWa1nEwWdwVWZkOeOmCBxF+q50ffORMsG7eS6L+P1x?= =?us-ascii?Q?mrbqB8qKfvl84XJmGyVZXP67cMkt9UyOaCT47SlfoOEw5RrEPssL65fioVsV?= =?us-ascii?Q?rQhT1MCd4tkUlm1iAMsl8PF0xG9PYIniWjt8tJNf6oORccNaGpEH4l+31d27?= =?us-ascii?Q?tff5ZMXV0W4J+8HGqw1dxOEuUpy9q5YmgbrpmP0VOFLf7y0hMosKRqzwALuu?= =?us-ascii?Q?z1XiRJEzzJRA3ZmZViMV9c0B1dkL9lyX6cjXmvn4FT/bOtzkxKlYQkGOVDbx?= =?us-ascii?Q?ra+H0vvEOv1PwT8Us9fJTEFhWHZiQntrnYH3XJ3dH+wP5oP5C9cCWdUrAtr+?= =?us-ascii?Q?DPs29b7v9jsq4P7daoohCaSbHHon+7yIbC/NWTLHYcixgSdV+pQZVh7xNdrL?= =?us-ascii?Q?ujKH4Cp2qOJ+pDOOv9w9RtOQcPWXyECQKYtIPrv5gxU1OXZB5dfwiMFmTqq/?= =?us-ascii?Q?RnBoeogDTA4c52rWE7ied5li0hYLdku+FUgpCSIL+TGR+BKMv5v58dhTl0Zi?= =?us-ascii?Q?PDOp4h2h+CnHk34dDEAWYlmDfe8K8aY9LMy4Nh4VryFPQbS34iFC6HnlpToQ?= =?us-ascii?Q?ftaL/3/4GaGtV7JG+lqFbQy6TJIGSCu1PKWW8Uek/9VCJWqPYd5mXNhh6zy2?= =?us-ascii?Q?RFHDvDQFfsvIu7psrrwNFPjjK9LWYNZ+B8V1VBo1fGx1eQO5kj+4xOhd77FN?= =?us-ascii?Q?74A8FK3zcRsYh5exIcskieVmjRCZqMwdTUuBPhmCjuj5EfGt/0oroQPTJosW?= =?us-ascii?Q?d1+0iwDBmzYxiJyPFBCu4ntWO5j2HIbEpEajh0Hf85hVFU7Z3Di9OYFnINmc?= =?us-ascii?Q?4jsa/4vcOBF7/LZcIb6WCaU6fMPywEligy2QqLXiEZ22GLl/NRwPRR0sWHl2?= =?us-ascii?Q?AlKuzpEjkl5RB3IAPP0Sf+OG+RglfkhBVw2noNIg0Om3xOWTSnbKU23qA1pz?= =?us-ascii?Q?I35h9ljYrWnviJ/oCgeMeEGgr4Dv4nNzebL/q8Z+ccKJ8pnS17jbEY041YaG?= =?us-ascii?Q?2DxP9+42cgvkbD9/IQOQRjPGKIfunSECrJzaQ1MC?= X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: 84f13dc2-b45d-476a-f072-08de014c0bd0 X-MS-Exchange-CrossTenant-AuthSource: PH7PR12MB6834.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2025 00:38:46.2908 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: GcUSKp2NycyGX7A8aaDRmNNSAmh1ZQwx8PsrDh9PRhZInuJzAdyxtb8JebUVADYIiuzizG3bRQvzGXzZD1ARCQ== X-MS-Exchange-Transport-CrossTenantHeadersStamped: IA1PR12MB8224 Message-ID-Hash: MJBV5OAFRO4NH3RXACVZW5Q67LIKL2FD X-Message-ID-Hash: MJBV5OAFRO4NH3RXACVZW5Q67LIKL2FD X-MailFrom: nathanc@nvidia.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-devel.lists.libvirt.org-0; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: shameerali.kolothum.thodi@huawei.com, nicolinc@nvidia.com, nathanc@nvidia.com, mochs@nvidia.com X-Mailman-Version: 3.3.10 Precedence: list List-Id: Development discussions about the libvirt library & tools Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: From: Nathan Chen via Devel Reply-To: Nathan Chen X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZM-MESSAGEID: 1759365732978116600 Content-Type: text/plain; charset="utf-8" Introduce support for "smmuv3Dev" IOMMU model and its driver attributes "parentIdx", "accel", "ats", "ril", "pasid", and "oas". Signed-off-by: Nathan Chen --- docs/formatdomain.rst | 36 ++++++++++++- src/conf/domain_conf.c | 88 +++++++++++++++++++++++++++++++ src/conf/domain_conf.h | 7 +++ src/conf/domain_validate.c | 41 ++++++++++++-- src/conf/schemas/domaincommon.rng | 31 +++++++++++ src/qemu/qemu_command.c | 83 +++++++++++++++++++++++++++-- src/qemu/qemu_domain_address.c | 2 + src/qemu/qemu_validate.c | 16 ++++++ 8 files changed, 295 insertions(+), 9 deletions(-) diff --git a/docs/formatdomain.rst b/docs/formatdomain.rst index f50dce477f..972493e62c 100644 --- a/docs/formatdomain.rst +++ b/docs/formatdomain.rst @@ -9161,8 +9161,9 @@ Example: ``model`` Supported values are ``intel`` (for Q35 guests) ``smmuv3`` (:since:`since 5.5.0`, for ARM virt guests), ``virtio`` - (:since:`since 8.3.0`, for Q35 and ARM virt guests) and - ``amd`` (:since:`since 11.5.0`). + (:since:`since 8.3.0`, for Q35 and ARM virt guests), + ``amd`` (:since:`since 11.5.0`), and ``smmuv3Dev`` (for + ARM virt guests). =20 ``driver`` The ``driver`` subelement can be used to configure additional options, = some @@ -9212,6 +9213,37 @@ Example: Enable x2APIC mode. Useful for higher number of guest CPUs. :since:`Since 11.5.0` (QEMU/KVM and ``amd`` model only) =20 + ``parentIdx`` + The ``parentIdx`` attribute notes the index of the controller that an + IOMMU device is attached to. (QEMU/KVM and ``smmuv3Dev`` model only) + + ``accel`` + The ``accel`` attribute with possible values ``on`` and ``off`` can = be used + to enable hardware acceleration support for smmuv3Dev IOMMU devices. + (QEMU/KVM and ``smmuv3Dev`` model only) + + ``ats`` + The ``ats`` attribute with possible values ``on`` and ``off`` can be= used + to enable reporting Address Translation Services capability to the g= uest + for smmuv3Dev IOMMU devices with ``accel`` set to ``on``, if the host + SMMUv3 supports ATS and the associated passthrough device supports A= TS. + (QEMU/KVM and ``smmuv3Dev`` model only) + + ``ril`` + The ``ril`` attribute with possible values ``on`` and ``off`` can be= used + to report whether Range Invalidation for smmuv3Dev IOMMU devices with + ``accel`` set to ``on`` is compatible with host SMMUv3 support. + (QEMU/KVM and ``smmuv3Dev`` model only) + + ``pasid`` + The ``pasid`` attribute with possible values ``on`` and ``off`` can = be + used to enable Process Address Space ID support for smmuv3Dev IOMMU = devices + with ``accel`` set to ``on``. (QEMU/KVM and ``smmuv3Dev`` model only) + + ``oas`` + The ``oas`` attribute sets the output address size in units of bits. + (QEMU/KVM and ``smmuv3Dev`` model only) + The ``virtio`` IOMMU devices can further have ``address`` element as descr= ibed in `Device addresses`_ (address has to by type of ``pci``). =20 diff --git a/src/conf/domain_conf.c b/src/conf/domain_conf.c index 281846dfbe..b9a1c29b73 100644 --- a/src/conf/domain_conf.c +++ b/src/conf/domain_conf.c @@ -1353,6 +1353,7 @@ VIR_ENUM_IMPL(virDomainIOMMUModel, "smmuv3", "virtio", "amd", + "smmuv3Dev", ); =20 VIR_ENUM_IMPL(virDomainVsockModel, @@ -2813,6 +2814,8 @@ virDomainIOMMUDefNew(void) =20 iommu =3D g_new0(virDomainIOMMUDef, 1); =20 + iommu->parent_idx =3D -1; + return g_steal_pointer(&iommu); } =20 @@ -14407,6 +14410,7 @@ virDomainIOMMUDefParseXML(virDomainXMLOption *xmlop= t, VIR_XML_PROP_REQUIRED, &iommu->model) < 0) return NULL; =20 + if ((driver =3D virXPathNode("./driver", ctxt))) { if (virXMLPropTristateSwitch(driver, "intremap", VIR_XML_PROP_NONE, &iommu->intremap) < 0) @@ -14439,6 +14443,30 @@ virDomainIOMMUDefParseXML(virDomainXMLOption *xmlo= pt, if (virXMLPropTristateSwitch(driver, "passthrough", VIR_XML_PROP_N= ONE, &iommu->pt) < 0) return NULL; + + if (virXMLPropInt(driver, "parentIdx", 10, VIR_XML_PROP_NONE, + &iommu->parent_idx, -1) < 0) + return NULL; + + if (virXMLPropTristateSwitch(driver, "accel", VIR_XML_PROP_NONE, + &iommu->accel) < 0) + return NULL; + + if (virXMLPropTristateSwitch(driver, "ats", VIR_XML_PROP_NONE, + &iommu->ats) < 0) + return NULL; + + if (virXMLPropTristateSwitch(driver, "ril", VIR_XML_PROP_NONE, + &iommu->ril) < 0) + return NULL; + + if (virXMLPropTristateSwitch(driver, "pasid", VIR_XML_PROP_NONE, + &iommu->pasid) < 0) + return NULL; + + if (virXMLPropUInt(driver, "oas", 10, VIR_XML_PROP_NONE, + &iommu->oas) < 0) + return NULL; } =20 if (virDomainDeviceInfoParseXML(xmlopt, node, ctxt, @@ -22113,6 +22141,42 @@ virDomainIOMMUDefCheckABIStability(virDomainIOMMUD= ef *src, virTristateSwitchTypeToString(src->xtsup)); return false; } + if (src->parent_idx !=3D dst->parent_idx) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device parent_idx value '%1$= d' does not match source '%2$d'"), + dst->parent_idx, src->parent_idx); + return false; + } + if (src->accel !=3D dst->accel) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device accel value '%1$d' do= es not match source '%2$d'"), + dst->accel, src->accel); + return false; + } + if (src->ats !=3D dst->ats) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device ATS value '%1$d' does= not match source '%2$d'"), + dst->ats, src->ats); + return false; + } + if (src->ril !=3D dst->ril) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device ril value '%1$d' does= not match source '%2$d'"), + dst->ril, src->ril); + return false; + } + if (src->pasid !=3D dst->pasid) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device pasid value '%1$d' do= es not match source '%2$d'"), + dst->pasid, src->pasid); + return false; + } + if (src->oas !=3D dst->oas) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device oas value '%1$d' does= not match source '%2$d'"), + dst->oas, src->oas); + return false; + } =20 return virDomainDeviceInfoCheckABIStability(&src->info, &dst->info); } @@ -28409,6 +28473,30 @@ virDomainIOMMUDefFormat(virBuffer *buf, virBufferAsprintf(&driverAttrBuf, " xtsup=3D'%s'", virTristateSwitchTypeToString(iommu->xtsup)); } + if (iommu->parent_idx >=3D 0) { + virBufferAsprintf(&driverAttrBuf, " parentIdx=3D'%d'", + iommu->parent_idx); + } + if (iommu->accel !=3D VIR_TRISTATE_SWITCH_ABSENT) { + virBufferAsprintf(&driverAttrBuf, " accel=3D'%s'", + virTristateSwitchTypeToString(iommu->accel)); + } + if (iommu->ats !=3D VIR_TRISTATE_SWITCH_ABSENT) { + virBufferAsprintf(&driverAttrBuf, " ats=3D'%s'", + virTristateSwitchTypeToString(iommu->ats)); + } + if (iommu->ril !=3D VIR_TRISTATE_SWITCH_ABSENT) { + virBufferAsprintf(&driverAttrBuf, " ril=3D'%s'", + virTristateSwitchTypeToString(iommu->ril)); + } + if (iommu->pasid !=3D VIR_TRISTATE_SWITCH_ABSENT) { + virBufferAsprintf(&driverAttrBuf, " pasid=3D'%s'", + virTristateSwitchTypeToString(iommu->pasid)); + } + if (iommu->oas > 0) { + virBufferAsprintf(&driverAttrBuf, " oas=3D'%d'", + iommu->oas); + } =20 virXMLFormatElement(&childBuf, "driver", &driverAttrBuf, NULL); =20 diff --git a/src/conf/domain_conf.h b/src/conf/domain_conf.h index 39807b5fe3..1bc52e1a63 100644 --- a/src/conf/domain_conf.h +++ b/src/conf/domain_conf.h @@ -3039,6 +3039,7 @@ typedef enum { VIR_DOMAIN_IOMMU_MODEL_SMMUV3, VIR_DOMAIN_IOMMU_MODEL_VIRTIO, VIR_DOMAIN_IOMMU_MODEL_AMD, + VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV, =20 VIR_DOMAIN_IOMMU_MODEL_LAST } virDomainIOMMUModel; @@ -3054,6 +3055,12 @@ struct _virDomainIOMMUDef { virTristateSwitch dma_translation; virTristateSwitch xtsup; virTristateSwitch pt; + int parent_idx; + virTristateSwitch accel; + virTristateSwitch ats; + virTristateSwitch ril; + virTristateSwitch pasid; + unsigned int oas; }; =20 typedef enum { diff --git a/src/conf/domain_validate.c b/src/conf/domain_validate.c index 93a2bc9b01..117338b4da 100644 --- a/src/conf/domain_validate.c +++ b/src/conf/domain_validate.c @@ -3108,7 +3108,13 @@ virDomainIOMMUDefValidate(const virDomainIOMMUDef *i= ommu) iommu->eim !=3D VIR_TRISTATE_SWITCH_ABSENT || iommu->iotlb !=3D VIR_TRISTATE_SWITCH_ABSENT || iommu->aw_bits !=3D 0 || - iommu->dma_translation !=3D VIR_TRISTATE_SWITCH_ABSENT) { + iommu->dma_translation !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->parent_idx !=3D -1 || + iommu->accel !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->ats !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->ril !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->pasid !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->oas !=3D 0) { virReportError(VIR_ERR_XML_ERROR, _("iommu model '%1$s' doesn't support additiona= l attributes"), virDomainIOMMUModelTypeToString(iommu->model)); @@ -3120,7 +3126,13 @@ virDomainIOMMUDefValidate(const virDomainIOMMUDef *i= ommu) if (iommu->caching_mode !=3D VIR_TRISTATE_SWITCH_ABSENT || iommu->eim !=3D VIR_TRISTATE_SWITCH_ABSENT || iommu->aw_bits !=3D 0 || - iommu->dma_translation !=3D VIR_TRISTATE_SWITCH_ABSENT) { + iommu->dma_translation !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->parent_idx !=3D -1 || + iommu->accel !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->ats !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->ril !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->pasid !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->oas !=3D 0) { virReportError(VIR_ERR_XML_ERROR, _("iommu model '%1$s' doesn't support some addi= tional attributes"), virDomainIOMMUModelTypeToString(iommu->model)); @@ -3130,7 +3142,29 @@ virDomainIOMMUDefValidate(const virDomainIOMMUDef *i= ommu) =20 case VIR_DOMAIN_IOMMU_MODEL_INTEL: if (iommu->pt !=3D VIR_TRISTATE_SWITCH_ABSENT || - iommu->xtsup !=3D VIR_TRISTATE_SWITCH_ABSENT) { + iommu->xtsup !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->parent_idx !=3D -1 || + iommu->accel !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->ats !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->ril !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->pasid !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->oas !=3D 0) { + virReportError(VIR_ERR_XML_ERROR, + _("iommu model '%1$s' doesn't support some addi= tional attributes"), + virDomainIOMMUModelTypeToString(iommu->model)); + return -1; + } + break; + + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: + if (iommu->intremap !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->caching_mode !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->eim !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->iotlb !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->aw_bits !=3D 0 || + iommu->dma_translation !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->xtsup !=3D VIR_TRISTATE_SWITCH_ABSENT || + iommu->pt !=3D VIR_TRISTATE_SWITCH_ABSENT) { virReportError(VIR_ERR_XML_ERROR, _("iommu model '%1$s' doesn't support some addi= tional attributes"), virDomainIOMMUModelTypeToString(iommu->model)); @@ -3155,6 +3189,7 @@ virDomainIOMMUDefValidate(const virDomainIOMMUDef *io= mmu) =20 case VIR_DOMAIN_IOMMU_MODEL_VIRTIO: case VIR_DOMAIN_IOMMU_MODEL_AMD: + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: case VIR_DOMAIN_IOMMU_MODEL_LAST: break; } diff --git a/src/conf/schemas/domaincommon.rng b/src/conf/schemas/domaincom= mon.rng index b9230a35b4..64fb320ca9 100644 --- a/src/conf/schemas/domaincommon.rng +++ b/src/conf/schemas/domaincommon.rng @@ -6266,6 +6266,7 @@ smmuv3 virtio amd + smmuv3Dev @@ -6311,6 +6312,36 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/src/qemu/qemu_command.c b/src/qemu/qemu_command.c index 031f09b7a5..6ec4801a7e 100644 --- a/src/qemu/qemu_command.c +++ b/src/qemu/qemu_command.c @@ -6294,6 +6294,73 @@ qemuBuildBootCommandLine(virCommand *cmd, } =20 =20 +static virJSONValue * +qemuBuildPCISmmuv3DevDevProps(const virDomainDef *def, + const virDomainIOMMUDef *iommu) +{ + g_autoptr(virJSONValue) props =3D NULL; + g_autofree char *bus =3D NULL; + size_t i; + bool contIsPHB =3D false; + + for (i =3D 0; i < def->ncontrollers; i++) { + virDomainControllerDef *cont =3D def->controllers[i]; + if (cont->idx =3D=3D iommu->parent_idx) { + if (cont->type =3D=3D VIR_DOMAIN_CONTROLLER_TYPE_PCI) { + const char *alias =3D cont->info.alias; + contIsPHB =3D virDomainControllerIsPSeriesPHB(cont); + + if (!alias) + return NULL; + + if (virDomainDeviceAliasIsUserAlias(alias)) { + if (cont->model =3D=3D VIR_DOMAIN_CONTROLLER_MODEL_PCI= _ROOT && + iommu->parent_idx <=3D 0) { + if (qemuDomainSupportsPCIMultibus(def)) + bus =3D g_strdup("pci.0"); + else + bus =3D g_strdup("pci"); + } else if (cont->model =3D=3D VIR_DOMAIN_CONTROLLER_MO= DEL_PCIE_ROOT) { + bus =3D g_strdup("pcie.0"); + } + } else { + bus =3D g_strdup(alias); + } + break; + } + } + } + + if (!bus) + return NULL; + + if (contIsPHB && iommu->parent_idx > 0) { + char *temp_bus =3D g_strdup_printf("%s.0", bus); + g_free(bus); + bus =3D temp_bus; + } + + if (virJSONValueObjectAdd(&props, + "s:driver", "arm-smmuv3", + "S:primary-bus", bus, + "b:accel", (iommu->accel =3D=3D VIR_TRISTATE= _SWITCH_ON), + "b:ats", (iommu->ats =3D=3D VIR_TRISTATE_SWI= TCH_ON), + "b:ril", (iommu->ril =3D=3D VIR_TRISTATE_SWI= TCH_ON), + "b:pasid", (iommu->pasid =3D=3D VIR_TRISTATE= _SWITCH_ON), + NULL) < 0) + return NULL; + + if (iommu->oas > 0) { + if (virJSONValueObjectAdd(&props, + "U:oas", (unsigned long long)iommu->oas, + NULL) < 0) + return NULL; + } + + return g_steal_pointer(&props); +} + + static int qemuBuildIOMMUCommandLine(virCommand *cmd, const virDomainDef *def, @@ -6342,7 +6409,6 @@ qemuBuildIOMMUCommandLine(virCommand *cmd, return 0; =20 case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: - /* There is no -device for SMMUv3, so nothing to be done here */ return 0; =20 case VIR_DOMAIN_IOMMU_MODEL_AMD: @@ -6373,6 +6439,14 @@ qemuBuildIOMMUCommandLine(virCommand *cmd, =20 return 0; =20 + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: + if (!(props =3D qemuBuildPCISmmuv3DevDevProps(def, iommu))) + return -1; + if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCaps) = < 0) + return -1; + + return 0; + case VIR_DOMAIN_IOMMU_MODEL_LAST: default: virReportEnumRangeError(virDomainIOMMUModel, iommu->model); @@ -7206,6 +7280,7 @@ qemuBuildMachineCommandLine(virCommand *cmd, case VIR_DOMAIN_IOMMU_MODEL_INTEL: case VIR_DOMAIN_IOMMU_MODEL_VIRTIO: case VIR_DOMAIN_IOMMU_MODEL_AMD: + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: /* These IOMMUs are formatted in qemuBuildIOMMUCommandLine */ break; =20 @@ -10860,15 +10935,15 @@ qemuBuildCommandLine(virDomainObj *vm, if (qemuBuildBootCommandLine(cmd, def) < 0) return NULL; =20 - if (qemuBuildIOMMUCommandLine(cmd, def, qemuCaps) < 0) - return NULL; - if (qemuBuildGlobalControllerCommandLine(cmd, def) < 0) return NULL; =20 if (qemuBuildControllersCommandLine(cmd, def, qemuCaps) < 0) return NULL; =20 + if (qemuBuildIOMMUCommandLine(cmd, def, qemuCaps) < 0) + return NULL; + if (qemuBuildMemoryDeviceCommandLine(cmd, cfg, def, priv) < 0) return NULL; =20 diff --git a/src/qemu/qemu_domain_address.c b/src/qemu/qemu_domain_address.c index 96a9ca9b14..06bf4fab32 100644 --- a/src/qemu/qemu_domain_address.c +++ b/src/qemu/qemu_domain_address.c @@ -952,6 +952,7 @@ qemuDomainDeviceCalculatePCIConnectFlags(virDomainDevic= eDef *dev, =20 case VIR_DOMAIN_IOMMU_MODEL_INTEL: case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: case VIR_DOMAIN_IOMMU_MODEL_LAST: /* These are not PCI devices */ return 0; @@ -2378,6 +2379,7 @@ qemuDomainAssignDevicePCISlots(virDomainDef *def, =20 case VIR_DOMAIN_IOMMU_MODEL_INTEL: case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: case VIR_DOMAIN_IOMMU_MODEL_LAST: /* These are not PCI devices */ break; diff --git a/src/qemu/qemu_validate.c b/src/qemu/qemu_validate.c index c7ecb467a3..aac004c544 100644 --- a/src/qemu/qemu_validate.c +++ b/src/qemu/qemu_validate.c @@ -5414,6 +5414,22 @@ qemuValidateDomainDeviceDefIOMMU(const virDomainIOMM= UDef *iommu, } break; =20 + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: + if (!qemuDomainIsARMVirt(def)) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("IOMMU device: '%1$s' is only supported with = ARM Virt machines"), + virDomainIOMMUModelTypeToString(iommu->model)); + return -1; + } + // TODO: Check for pluggable device SMMUv3 qemu capability + if (!virQEMUCapsGet(qemuCaps, QEMU_CAPS_MACHINE_VIRT_IOMMU)) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("IOMMU device: '%1$s' is not supported with t= his QEMU binary"), + virDomainIOMMUModelTypeToString(iommu->model)); + return -1; + } + break; + case VIR_DOMAIN_IOMMU_MODEL_LAST: default: virReportEnumRangeError(virDomainIOMMUModel, iommu->model); --=20 2.43.0 From nobody Sun Oct 5 00:12:04 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.libvirt.org designates 8.43.85.245 as permitted sender) client-ip=8.43.85.245; envelope-from=devel-bounces@lists.libvirt.org; helo=lists.libvirt.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of lists.libvirt.org designates 8.43.85.245 as permitted sender) smtp.mailfrom=devel-bounces@lists.libvirt.org; arc=fail (Bad Signature); dmarc=pass(p=reject dis=none) header.from=lists.libvirt.org Return-Path: Received: from lists.libvirt.org (lists.libvirt.org [8.43.85.245]) by mx.zohomail.com with SMTPS id 1759366004233534.9187747494935; Wed, 1 Oct 2025 17:46:44 -0700 (PDT) Received: by lists.libvirt.org (Postfix, from userid 993) id B377D41C5C; Wed, 1 Oct 2025 20:46:42 -0400 (EDT) Received: from [172.19.199.14] (lists.libvirt.org [8.43.85.245]) by lists.libvirt.org (Postfix) with ESMTP id F1899442BF; Wed, 1 Oct 2025 20:39:20 -0400 (EDT) Received: by lists.libvirt.org (Postfix, from userid 993) id DA90943E49; Wed, 1 Oct 2025 20:38:56 -0400 (EDT) Received: from SN4PR0501CU005.outbound.protection.outlook.com (mail-southcentralusazon11011053.outbound.protection.outlook.com [40.93.194.53]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (prime256v1) server-signature RSA-PSS (3072 bits) server-digest SHA256) (No client certificate requested) by lists.libvirt.org (Postfix) with ESMTPS id BC7B343E5D for ; Wed, 1 Oct 2025 20:38:54 -0400 (EDT) Received: from PH7PR12MB6834.namprd12.prod.outlook.com (2603:10b6:510:1b4::18) by PH7PR12MB9152.namprd12.prod.outlook.com (2603:10b6:510:2ec::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9160.18; Thu, 2 Oct 2025 00:38:47 +0000 Received: from PH7PR12MB6834.namprd12.prod.outlook.com ([fe80::f432:162b:b94e:d2cb]) by PH7PR12MB6834.namprd12.prod.outlook.com ([fe80::f432:162b:b94e:d2cb%6]) with mapi id 15.20.9160.015; Thu, 2 Oct 2025 00:38:47 +0000 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on lists.libvirt.org X-Spam-Level: X-Spam-Status: No, score=-3.1 required=5.0 tests=ARC_SIGNED,ARC_VALID, DKIM_INVALID,DKIM_SIGNED,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED,RCVD_IN_VALIDITY_RPBL_BLOCKED, RCVD_IN_VALIDITY_SAFE_BLOCKED,SPF_PASS autolearn=unavailable autolearn_force=no version=4.0.1 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Cv3Qbk82quyv3Oqf3vBaelCmw4i5nX1tFavzmXkEzHqJYRmUsnzSJKEYbfdDvo7MGFd6pRiGJabjEwpeveEdp8Co1wGozRBSNqZdG1bHcxHyZbdPMYkPx/ygWuOzD0gUV+gos1ygb9Cb/DmE0GYgVe0rEGRIjAvtoiUsDgbi2xmHPyDtbjl1e8a99N0wcO92efXuAhfSmevNgssizOOoWF2+tFZohhhTL8QrMP3Gve4E0IK8yQP3PJauTiiPfcCkBHFSc0w2CDIOgGc+e4sTwyfBbcvf7i4qexrg1BbwDw6z08F1mzwaI284P1IchbrHMNs1BZz/rIG2c4xgFWRM0w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RZ2pGi7PjSAKnvPoSsjBhCu0xY+MZ07qgkwaNFmCS1M=; b=j/yMGhOAtKVkngMqBKIcwrUTgHHUtCpoxxO++eu5uagvOV98ZRBoIEr6oMHYSb3B2yDMi8MhuHRfROvPlTxC5WbhAaYinxzDOMXveh1c9/kwJcN5SEOWbjMWoBya7Lb31MGkwkhWjGgJfLSwboOEqvvDZ31wvxtF5crL9xzpBmpFLXDn33ZDK8rti1/kPkviEE4q4uMh2yOEoLwFokjXICfdKLAi3U7I4NCnEsxQBJLqI3842dm3cTRwsIEsY5tXkp2VZ8qdlE5M9rp07lvbVJldIOYLwmoLeLTWaBIyU+1BayV4G8z6tAuShTruEc/gOlpQl9VY43JM/CPXkcL7XQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=RZ2pGi7PjSAKnvPoSsjBhCu0xY+MZ07qgkwaNFmCS1M=; b=Q4+8TNaNXNeO9ksNFfdv4Hrc7C+/BtXtaP6szqZlhlFD4Aot95/8M1+fLHYzUyslYV1FCohz6Wwju679Opg4WHsUnJVTA3+OUGcNsTWSFojDcmpZV05exriTsZbXbgcN5x3qQttjRGVbKI00jLD/GN5EpQXtCx2jxf1NwDAXR/B7rhp/lXrsGeArO4JVNnur9nXGdQShfsblP4ayeqjPKbY3LNBgxHNowowTlEXkdiU4Vl6H3MnkcQcw3OpmpvgZf+L57HnGLKmnb0kkilZ+GO4du6OqgFyv6e9LXCmUASOHfC8ahgG2jwNKxRWNP6Gkb9Vq2g1gpzGZcBF3vnWF2w== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nvidia.com; To: devel@lists.libvirt.org Subject: [RFC PATCH v5 2/7] conf: Support multiple smmuv3Dev IOMMU devices Date: Wed, 1 Oct 2025 17:38:32 -0700 Message-ID: <20251002003837.1546646-3-nathanc@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251002003837.1546646-1-nathanc@nvidia.com> References: <20251002003837.1546646-1-nathanc@nvidia.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: BYAPR01CA0001.prod.exchangelabs.com (2603:10b6:a02:80::14) To PH7PR12MB6834.namprd12.prod.outlook.com (2603:10b6:510:1b4::18) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PH7PR12MB6834:EE_|PH7PR12MB9152:EE_ X-MS-Office365-Filtering-Correlation-Id: 0cb6642d-00c4-4324-ebd0-08de014c0ca6 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|366016; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?cJL4+P25D5232WJEHAnphhv22K7ciXQytZfnEdWdXGIE7ce3LzsDYstadQX3?= =?us-ascii?Q?6OhqnyrNGnDw6LreHPSPq1HVnKvK67jWa3QV8Fx+We4bdT8/N/CmweLCX/2I?= =?us-ascii?Q?+v23/k25ddtfXBOW39Wj2CZhPJdXovHfF9+Fdr5uCBky16vYQZMDiuuTDlDY?= =?us-ascii?Q?FOnSxTknXyEM0gTUCD2gIl9j9Em5pWo6m8lwon8StIKDUOfJpifLkBgu1q8f?= =?us-ascii?Q?khg76t22Y6eK9Kg01VnqMs8C+XTKKCA8XwtaHe7rpOosvicFtkElr0b44H+/?= =?us-ascii?Q?0Fx9XpoS+g3KT5LkR5tY/w80JdxeOdo3WKMvwpojXtcRvVvZ/+ZqSmxe1nfF?= =?us-ascii?Q?BYjGQ2CuswKAcg18vJZq0pHOrOLv0vJjTICWgZgrwuD4ByRtezyceigwZdeO?= =?us-ascii?Q?OfKzL/SwCx9INMwptYFgTUohJk5GKKApktLqpdUYfSeM3sXviK9GhQxJT8UX?= =?us-ascii?Q?+sTVEY1HZSy4UfElk83lMxxhpTpn/ECOSjK/9m9gZwaC8UMbN+V4DBDbKeLc?= =?us-ascii?Q?byX6SxjTZFTTn8mREzqEGH7MabqPG+gsRkmD7BIi0fbkEHIuF3TQv/5B95bh?= =?us-ascii?Q?Ad9F4908Vw9IWyDz2GO4OtSvt1U/376qQEhDbE1uzT+mhOHzSgemV9/4RbTy?= =?us-ascii?Q?+Lclf2PO0V6q72VrfDnv82QsCoE8jI3WZgRHo/pB87BUwGvrKKJEm5oIlgL0?= =?us-ascii?Q?SMSXQx/kTq8bq1wSy6FW3fVyNwR1pBNDKsHZ9Vc2YXTltMYncQAfZA5W9O1K?= =?us-ascii?Q?KjtKrXrMOoVn0X2Q4+iQ/wFHXpD81TLYdDaIlyXgsevAT+5ZodWXue5MZz+l?= =?us-ascii?Q?umRPsZwrXFzxe0+hSxF9cO374jIKn+kMBe8A02G1jr8FzRR63JzR5CTwKhBA?= =?us-ascii?Q?opjd0oUve0ioFuXGyI5c4DcmuYFTfwKpcOt02jfxVl9Tb9BCG+90DIzIe6pc?= =?us-ascii?Q?i/bBh+SC8p/fukJjPeoXEpC1Y6RkH3VF7HY/6erglBFYM5l7G21pOKZZ+Cvu?= =?us-ascii?Q?AEp3ZzbKKfvbttS4dLylxn8/CPFFY75YXL4dlE0O9LGMhqGG7k6Cn4Nws8VZ?= =?us-ascii?Q?SS70HC4qgClF/6Jbqo2+cZao2ZDcNBsWFSYMcbz2rfXNVN+a5PFLsUefGrpH?= =?us-ascii?Q?zKu4YiKIadccyqefxSTtPJzij5K/zBQu4JTrjjAtfR7vazII/bxK7vY6zgSb?= =?us-ascii?Q?SjVlKs+G4ZLB1KJfz4w9PT0NELJStfbmdOwNHd2D4m+ZTBYkU5E5EWFEMeSC?= =?us-ascii?Q?HC2qSqMpdcg5mfa2R4kCEbEPRLz0+tnXQSt7/VqHODeS8BC8iQDP5F+nnijZ?= =?us-ascii?Q?sDOTQVDJBguSFoRkWp/00ZhXKuuJPS6E6nu6FkNaTzheubYCaFfhFgruGeiW?= =?us-ascii?Q?liF0azhv2La4B06ex22TfnBvgAxcBYi1ku1876OdmRI0EZUX2aNFYJbEZhbt?= =?us-ascii?Q?x2Cie6AYfAvydlffRn8bKV8/XQ5gYQXa?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH7PR12MB6834.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?0WtwRGWheZPRvxkeGWk5kVchNvr+ABbleAJuyH9k98NRza1FowlOPF8OlILH?= =?us-ascii?Q?w+x62P6cD/621LrLXyoKFF8MRa0xoRsQCiTsUfBDvmqT9kmTWGhfSpxb7ItC?= =?us-ascii?Q?qwL/tFfVJtyF9WW+t4jBTgdGtDs72iQWBwBvqxUj4iLWYvyMeOu0folGFIkz?= =?us-ascii?Q?I22V8I2F46CbpeyluYimJSf7cFj40rRmuyZt1co2uDxml0T6pkAAkjjwm4kc?= =?us-ascii?Q?1gThueufjLXh035b+WPWevHMa0by3tfZbxltjtVWvWOOWAIAZ5j4mgqsxKYM?= =?us-ascii?Q?bQRycdSSaq7WFuVUVwkq75JtfcM3zkdWYc8w4skrMdH6ytl+fvif/fd1l/HF?= =?us-ascii?Q?bIc1HHylhTDVtNINmKXi6miNxBaNsC5F3iTWInWZ2wArTy6ArcTwn4TTEg0M?= =?us-ascii?Q?O4pBoyTkNFY5S4xErK5WTTL7efKbSy+pAbVEpxKGASV1INLlHU30zl8KERMO?= =?us-ascii?Q?JzqyYDlSUdsS/d3S3FGr/lh0EjR4XkfQyBZ0rZVWzox/5qd4EeIUHfEGwY6z?= =?us-ascii?Q?jpu36w2d8yI4p4bQWmhuIZB84OrT2oxocBcpRk79H8Gom/KR4vNj22InVZDQ?= =?us-ascii?Q?rMDFiGUIQtAw35lw7YhfChR1DL0xPDnBPB935ctDHoSsR88Ml6trO4eTUpTl?= =?us-ascii?Q?ulO24IiwkWSn2dZN+5f+ogydUFY8ktf815wTkp8KhRF2cV+v8ywijb10EjjC?= =?us-ascii?Q?ycWpM8/dfq0Czrw6Uh68ZjLLP7k3eeKOtvTL0u4C5XppMocHb5+0eL0h8v5n?= =?us-ascii?Q?jEldHEjYXepKCPyELitkQisKIh0Xf7pyeNflB6wU615tdL4gpXzqq3X5Xqfc?= =?us-ascii?Q?ebV8BUUUaBt2FnYtZMcCYWtdv1KVU3OILXxc/wDVmVE0vkLj3IPFzAyhyK4L?= =?us-ascii?Q?ghUrjepj4P3BmPgk/Tsw714tpRXpi2FVBU/KNUlCo62VAO2EGMj4L9XR560b?= =?us-ascii?Q?5ymSc2f6f/S7qFxAlqPcH3zSoTa/cQYH97WkKlOzL3RzArAZkoPi0pFkxPTc?= =?us-ascii?Q?QZ3IeZ0Q771NW18LEg8sPLVyIAhYMbcSmC+ndkVG3qUU66DwL3OY3Zur+W5l?= =?us-ascii?Q?0xp2/lYcu4t+XA8GXXRJPMt93e8DRg5QDai/s4A79yhTDFmuMRAZYGiIaNy/?= =?us-ascii?Q?fj67OuOhplDzRamWkStuWMz+U3bipF9K0xnD80U2xfG++ojIBLUzzS/bRzGG?= =?us-ascii?Q?TDesAdze7vn1UzFBUPdN2oB4p5vN/QZd2WNUZ36yb/1eKn6C4CXtZY8zHt3v?= =?us-ascii?Q?AUE9af5Lv5f26zNyfUCn3MVJcptrGKfbtOELF8JJsZw3hwamhXWFArhQYpdM?= =?us-ascii?Q?bXqYjtCKx4s7/W2kLILgf4gjZTjNh/bpI7rJ8KAaT3jFG5AtT6yJW/qBrxdf?= =?us-ascii?Q?VZ+8vHq0m/y66PPj0FAzSREHWc07PmhP7BWjlwVV/jC+zZAzU2DS0TILfeMZ?= =?us-ascii?Q?44yCES+KW20VXc99tyiRuiKOPiJ5Ek9oSC4Vq1ulkOUs8dhUaJyF6dUkG4FG?= =?us-ascii?Q?BEWQvZOV9FgSSUDkgIaaUpZOKgNl66BtQ5MZMSv69NSvUSELhXGQ/DB2xjw3?= =?us-ascii?Q?cO2H7263tT+1GkvEltrB0pteRvlwjMGvm/IGwT1J?= X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: 0cb6642d-00c4-4324-ebd0-08de014c0ca6 X-MS-Exchange-CrossTenant-AuthSource: PH7PR12MB6834.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2025 00:38:47.6115 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: 50m51xsPLpl+ApQE8qZtdl1vuLOE+h35eOd5AwCbDPcMEZTHufuSkxabHb+fyg+oTQECe5n8hSsld1bF4Qf+XA== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB9152 Message-ID-Hash: XNVOPWTK7FWDFBRBNUU4N3E7JWDBE44L X-Message-ID-Hash: XNVOPWTK7FWDFBRBNUU4N3E7JWDBE44L X-MailFrom: nathanc@nvidia.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-devel.lists.libvirt.org-0; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: shameerali.kolothum.thodi@huawei.com, nicolinc@nvidia.com, nathanc@nvidia.com, mochs@nvidia.com X-Mailman-Version: 3.3.10 Precedence: list List-Id: Development discussions about the libvirt library & tools Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: From: Nathan Chen via Devel Reply-To: Nathan Chen X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZM-MESSAGEID: 1759366004982116600 Content-Type: text/plain; charset="utf-8" Add support for parsing multiple IOMMU devices from the VM definition when "smmuv3Dev" is the IOMMU model. Signed-off-by: Nathan Chen --- src/conf/domain_conf.c | 89 ++++++++++++++---- src/conf/domain_conf.h | 9 +- src/conf/domain_validate.c | 32 ++++--- src/conf/schemas/domaincommon.rng | 4 +- src/libvirt_private.syms | 2 + src/qemu/qemu_alias.c | 15 ++- src/qemu/qemu_command.c | 148 ++++++++++++++++-------------- src/qemu/qemu_domain_address.c | 35 +++---- src/qemu/qemu_driver.c | 8 +- src/qemu/qemu_postparse.c | 11 ++- src/qemu/qemu_validate.c | 2 +- 11 files changed, 221 insertions(+), 134 deletions(-) diff --git a/src/conf/domain_conf.c b/src/conf/domain_conf.c index b9a1c29b73..bec4550a67 100644 --- a/src/conf/domain_conf.c +++ b/src/conf/domain_conf.c @@ -4134,7 +4134,8 @@ void virDomainDefFree(virDomainDef *def) virDomainCryptoDefFree(def->cryptos[i]); g_free(def->cryptos); =20 - virDomainIOMMUDefFree(def->iommu); + for (i =3D 0; i < def->niommus; i++) + virDomainIOMMUDefFree(def->iommu[i]); =20 virDomainPstoreDefFree(def->pstore); =20 @@ -5006,9 +5007,9 @@ virDomainDeviceInfoIterateFlags(virDomainDef *def, } =20 device.type =3D VIR_DOMAIN_DEVICE_IOMMU; - if (def->iommu) { - device.data.iommu =3D def->iommu; - if ((rc =3D cb(def, &device, &def->iommu->info, opaque)) !=3D 0) + for (i =3D 0; i < def->niommus; i++) { + device.data.iommu =3D def->iommu[i]; + if ((rc =3D cb(def, &device, &def->iommu[i]->info, opaque)) !=3D 0) return rc; } =20 @@ -16508,6 +16509,48 @@ virDomainInputDefFind(const virDomainDef *def, } =20 =20 +bool +virDomainIOMMUDefEquals(const virDomainIOMMUDef *a, + const virDomainIOMMUDef *b) +{ + if (a->model !=3D b->model || + a->intremap !=3D b->intremap || + a->caching_mode !=3D b->caching_mode || + a->eim !=3D b->eim || + a->iotlb !=3D b->iotlb || + a->aw_bits !=3D b->aw_bits || + a->parent_idx !=3D b->parent_idx || + a->accel !=3D b->accel || + a->ats !=3D b->ats || + a->ril !=3D b->ril || + a->pasid !=3D b->pasid || + a->oas !=3D b->oas || + a->dma_translation !=3D b->dma_translation) + return false; + + if (a->info.type !=3D VIR_DOMAIN_DEVICE_ADDRESS_TYPE_NONE && + !virDomainDeviceInfoAddressIsEqual(&a->info, &b->info)) + return false; + + return true; +} + + +ssize_t +virDomainIOMMUDefFind(const virDomainDef *def, + const virDomainIOMMUDef *iommu) +{ + size_t i; + + for (i =3D 0; i < def->niommus; i++) { + if (virDomainIOMMUDefEquals(iommu, def->iommu[i])) + return i; + } + + return -1; +} + + bool virDomainVsockDefEquals(const virDomainVsockDef *a, const virDomainVsockDef *b) @@ -20175,19 +20218,28 @@ virDomainDefParseXML(xmlXPathContextPtr ctxt, } VIR_FREE(nodes); =20 + /* analysis of iommu devices */ if ((n =3D virXPathNodeSet("./devices/iommu", ctxt, &nodes)) < 0) return NULL; =20 - if (n > 1) { + if (n > 1 && !virXPathBoolean("./devices/iommu/@model =3D 'smmuv3Dev'"= , ctxt)) { virReportError(VIR_ERR_XML_ERROR, "%s", - _("only a single IOMMU device is supported")); + _("multiple IOMMU devices are only supported with m= odel smmuv3Dev")); return NULL; } =20 - if (n > 0) { - if (!(def->iommu =3D virDomainIOMMUDefParseXML(xmlopt, nodes[0], - ctxt, flags))) + if (n > 0) + def->iommu =3D g_new0(virDomainIOMMUDef *, n); + + for (i =3D 0; i < n; i++) { + virDomainIOMMUDef *iommu; + + iommu =3D virDomainIOMMUDefParseXML(xmlopt, nodes[i], ctxt, flags); + + if (!iommu) return NULL; + + def->iommu[def->niommus++] =3D iommu; } VIR_FREE(nodes); =20 @@ -22670,15 +22722,17 @@ virDomainDefCheckABIStabilityFlags(virDomainDef *= src, goto error; } =20 - if (!!src->iommu !=3D !!dst->iommu) { - virReportError(VIR_ERR_CONFIG_UNSUPPORTED, "%s", - _("Target domain IOMMU device count does not match = source")); + if (src->niommus !=3D dst->niommus) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, + _("Target domain IOMMU device count %1$zu does not = match source %2$zu"), + dst->niommus, src->niommus); goto error; } =20 - if (src->iommu && - !virDomainIOMMUDefCheckABIStability(src->iommu, dst->iommu)) - goto error; + for (i =3D 0; i < src->niommus; i++) { + if (!virDomainIOMMUDefCheckABIStability(src->iommu[i], dst->iommu[= i])) + goto error; + } =20 if (!!src->vsock !=3D !!dst->vsock) { virReportError(VIR_ERR_CONFIG_UNSUPPORTED, "%s", @@ -29535,8 +29589,9 @@ virDomainDefFormatInternalSetRootName(virDomainDef = *def, for (n =3D 0; n < def->ncryptos; n++) { virDomainCryptoDefFormat(buf, def->cryptos[n], flags); } - if (def->iommu) - virDomainIOMMUDefFormat(buf, def->iommu); + + for (n =3D 0; n < def->niommus; n++) + virDomainIOMMUDefFormat(buf, def->iommu[n]); =20 if (def->vsock) virDomainVsockDefFormat(buf, def->vsock); diff --git a/src/conf/domain_conf.h b/src/conf/domain_conf.h index 1bc52e1a63..f3f869a79a 100644 --- a/src/conf/domain_conf.h +++ b/src/conf/domain_conf.h @@ -3302,6 +3302,9 @@ struct _virDomainDef { size_t nwatchdogs; virDomainWatchdogDef **watchdogs; =20 + size_t niommus; + virDomainIOMMUDef **iommu; + /* At maximum 2 TPMs on the domain if a TPM Proxy is present. */ size_t ntpms; virDomainTPMDef **tpms; @@ -3311,7 +3314,6 @@ struct _virDomainDef { virDomainNVRAMDef *nvram; virCPUDef *cpu; virDomainRedirFilterDef *redirfilter; - virDomainIOMMUDef *iommu; virDomainVsockDef *vsock; virDomainPstoreDef *pstore; =20 @@ -4316,6 +4318,11 @@ virDomainShmemDef *virDomainShmemDefRemove(virDomain= Def *def, size_t idx) ssize_t virDomainInputDefFind(const virDomainDef *def, const virDomainInputDef *input) ATTRIBUTE_NONNULL(1) ATTRIBUTE_NONNULL(2) G_GNUC_WARN_UNUSED_RESULT; +bool virDomainIOMMUDefEquals(const virDomainIOMMUDef *a, + const virDomainIOMMUDef *b); +ssize_t virDomainIOMMUDefFind(const virDomainDef *def, + const virDomainIOMMUDef *iommu) + ATTRIBUTE_NONNULL(1) ATTRIBUTE_NONNULL(2) G_GNUC_WARN_UNUSED_RESULT; bool virDomainVsockDefEquals(const virDomainVsockDef *a, const virDomainVsockDef *b) ATTRIBUTE_NONNULL(1) ATTRIBUTE_NONNULL(2) G_GNUC_WARN_UNUSED_RESULT; diff --git a/src/conf/domain_validate.c b/src/conf/domain_validate.c index 117338b4da..c3e3056810 100644 --- a/src/conf/domain_validate.c +++ b/src/conf/domain_validate.c @@ -1851,21 +1851,31 @@ virDomainDefCputuneValidate(const virDomainDef *def) static int virDomainDefIOMMUValidate(const virDomainDef *def) { + size_t i; + if (!def->iommu) return 0; =20 - if (def->iommu->intremap =3D=3D VIR_TRISTATE_SWITCH_ON && - def->features[VIR_DOMAIN_FEATURE_IOAPIC] !=3D VIR_DOMAIN_IOAPIC_QE= MU) { - virReportError(VIR_ERR_CONFIG_UNSUPPORTED, "%s", - _("IOMMU interrupt remapping requires split I/O API= C (ioapic driver=3D'qemu')")); - return -1; - } + for (i =3D 0; i < def->niommus; i++) { + virDomainIOMMUDef *iommu =3D def->iommu[i]; + if (def->niommus > 1 && iommu->model !=3D VIR_DOMAIN_IOMMU_MODEL_S= MMUV3_DEV) { + virReportError(VIR_ERR_XML_ERROR, "%s", + _("IOMMU model smmuv3Dev must be specified for = multiple IOMMU definitions")); + } =20 - if (def->iommu->eim =3D=3D VIR_TRISTATE_SWITCH_ON && - def->iommu->intremap !=3D VIR_TRISTATE_SWITCH_ON) { - virReportError(VIR_ERR_CONFIG_UNSUPPORTED, "%s", - _("IOMMU eim requires interrupt remapping to be ena= bled")); - return -1; + if (iommu->intremap =3D=3D VIR_TRISTATE_SWITCH_ON && + def->features[VIR_DOMAIN_FEATURE_IOAPIC] !=3D VIR_DOMAIN_IOAPI= C_QEMU) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, "%s", + _("IOMMU interrupt remapping requires split I/O= APIC (ioapic driver=3D'qemu')")); + return -1; + } + + if (iommu->eim =3D=3D VIR_TRISTATE_SWITCH_ON && + iommu->intremap !=3D VIR_TRISTATE_SWITCH_ON) { + virReportError(VIR_ERR_CONFIG_UNSUPPORTED, "%s", + _("IOMMU eim requires interrupt remapping to be= enabled")); + return -1; + } } =20 return 0; diff --git a/src/conf/schemas/domaincommon.rng b/src/conf/schemas/domaincom= mon.rng index 64fb320ca9..36c1e7c3ef 100644 --- a/src/conf/schemas/domaincommon.rng +++ b/src/conf/schemas/domaincommon.rng @@ -6984,9 +6984,9 @@ - + - + diff --git a/src/libvirt_private.syms b/src/libvirt_private.syms index fe72402527..34d9c263d4 100644 --- a/src/libvirt_private.syms +++ b/src/libvirt_private.syms @@ -491,6 +491,8 @@ virDomainInputSourceGrabToggleTypeToString; virDomainInputSourceGrabTypeFromString; virDomainInputSourceGrabTypeToString; virDomainInputTypeToString; +virDomainIOMMUDefEquals; +virDomainIOMMUDefFind; virDomainIOMMUDefFree; virDomainIOMMUDefNew; virDomainIOMMUModelTypeFromString; diff --git a/src/qemu/qemu_alias.c b/src/qemu/qemu_alias.c index a27c688d79..5f2b11b9a6 100644 --- a/src/qemu/qemu_alias.c +++ b/src/qemu/qemu_alias.c @@ -647,10 +647,14 @@ qemuAssignDeviceVsockAlias(virDomainVsockDef *vsock) =20 =20 static void -qemuAssignDeviceIOMMUAlias(virDomainIOMMUDef *iommu) +qemuAssignDeviceIOMMUAlias(virDomainDef *def, + virDomainIOMMUDef **iommu) { - if (!iommu->info.alias) - iommu->info.alias =3D g_strdup("iommu0"); + size_t i; + for (i =3D 0; i < def->niommus; i++) { + if (!iommu[i]->info.alias) + iommu[i]->info.alias =3D g_strdup_printf("iommu%zu", i); + } } =20 =20 @@ -766,8 +770,9 @@ qemuAssignDeviceAliases(virDomainDef *def) if (def->vsock) { qemuAssignDeviceVsockAlias(def->vsock); } - if (def->iommu) - qemuAssignDeviceIOMMUAlias(def->iommu); + if (def->iommu && def->niommus > 0) { + qemuAssignDeviceIOMMUAlias(def, def->iommu); + } for (i =3D 0; i < def->ncryptos; i++) { qemuAssignDeviceCryptoAlias(def, def->cryptos[i]); } diff --git a/src/qemu/qemu_command.c b/src/qemu/qemu_command.c index 6ec4801a7e..9f98a18695 100644 --- a/src/qemu/qemu_command.c +++ b/src/qemu/qemu_command.c @@ -6296,10 +6296,12 @@ qemuBuildBootCommandLine(virCommand *cmd, =20 static virJSONValue * qemuBuildPCISmmuv3DevDevProps(const virDomainDef *def, - const virDomainIOMMUDef *iommu) + const virDomainIOMMUDef *iommu, + size_t id) { g_autoptr(virJSONValue) props =3D NULL; g_autofree char *bus =3D NULL; + g_autofree char *smmuv3_id =3D NULL; size_t i; bool contIsPHB =3D false; =20 @@ -6340,9 +6342,12 @@ qemuBuildPCISmmuv3DevDevProps(const virDomainDef *de= f, bus =3D temp_bus; } =20 + smmuv3_id =3D g_strdup_printf("smmuv3.%zu", id); + if (virJSONValueObjectAdd(&props, "s:driver", "arm-smmuv3", - "S:primary-bus", bus, + "s:primary-bus", bus, + "s:id", smmuv3_id, "b:accel", (iommu->accel =3D=3D VIR_TRISTATE= _SWITCH_ON), "b:ats", (iommu->ats =3D=3D VIR_TRISTATE_SWI= TCH_ON), "b:ril", (iommu->ril =3D=3D VIR_TRISTATE_SWI= TCH_ON), @@ -6366,91 +6371,92 @@ qemuBuildIOMMUCommandLine(virCommand *cmd, const virDomainDef *def, virQEMUCaps *qemuCaps) { + size_t i; g_autoptr(virJSONValue) props =3D NULL; g_autoptr(virJSONValue) wrapperProps =3D NULL; - const virDomainIOMMUDef *iommu =3D def->iommu; - - if (!iommu) + if (!def->iommu || def->niommus <=3D 0) return 0; =20 - switch (iommu->model) { - case VIR_DOMAIN_IOMMU_MODEL_INTEL: - if (virJSONValueObjectAdd(&props, - "s:driver", "intel-iommu", - "s:id", iommu->info.alias, - "S:intremap", qemuOnOffAuto(iommu->intre= map), - "T:caching-mode", iommu->caching_mode, - "S:eim", qemuOnOffAuto(iommu->eim), - "T:device-iotlb", iommu->iotlb, - "z:aw-bits", iommu->aw_bits, - "T:dma-translation", iommu->dma_translat= ion, - NULL) < 0) - return -1; + for (i =3D 0; i < def->niommus; i++) { + virDomainIOMMUDef *iommu =3D def->iommu[i]; + switch (iommu->model) { + case VIR_DOMAIN_IOMMU_MODEL_INTEL: + if (virJSONValueObjectAdd(&props, + "s:driver", "intel-iommu", + "s:id", iommu->info.alias, + "S:intremap", qemuOnOffAuto(iommu->i= ntremap), + "T:caching-mode", iommu->caching_mod= e, + "S:eim", qemuOnOffAuto(iommu->eim), + "T:device-iotlb", iommu->iotlb, + "z:aw-bits", iommu->aw_bits, + "T:dma-translation", iommu->dma_tran= slation, + NULL) < 0) + return -1; =20 - if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCaps) = < 0) - return -1; + if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCa= ps) < 0) + return -1; =20 - return 0; + return 0; + case VIR_DOMAIN_IOMMU_MODEL_VIRTIO: + if (virJSONValueObjectAdd(&props, + "s:driver", "virtio-iommu", + "s:id", iommu->info.alias, + NULL) < 0) { + return -1; + } =20 - case VIR_DOMAIN_IOMMU_MODEL_VIRTIO: - if (virJSONValueObjectAdd(&props, - "s:driver", "virtio-iommu", - "s:id", iommu->info.alias, - NULL) < 0) { - return -1; - } + if (qemuBuildDeviceAddressProps(props, def, &iommu->info) < 0) + return -1; =20 - if (qemuBuildDeviceAddressProps(props, def, &iommu->info) < 0) - return -1; + if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCa= ps) < 0) + return -1; =20 - if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCaps) = < 0) - return -1; + return 0; + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: + /* There is no -device for SMMUv3, so nothing to be done here = */ + return 0; =20 - return 0; + case VIR_DOMAIN_IOMMU_MODEL_AMD: + if (virJSONValueObjectAdd(&wrapperProps, + "s:driver", "AMDVI-PCI", + "s:id", iommu->info.alias, + NULL) < 0) + return -1; =20 - case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: - return 0; + if (qemuBuildDeviceAddressProps(wrapperProps, def, &iommu->inf= o) < 0) + return -1; =20 - case VIR_DOMAIN_IOMMU_MODEL_AMD: - if (virJSONValueObjectAdd(&wrapperProps, - "s:driver", "AMDVI-PCI", - "s:id", iommu->info.alias, - NULL) < 0) - return -1; + if (qemuBuildDeviceCommandlineFromJSON(cmd, wrapperProps, def,= qemuCaps) < 0) + return -1; =20 - if (qemuBuildDeviceAddressProps(wrapperProps, def, &iommu->info) <= 0) - return -1; + if (virJSONValueObjectAdd(&props, + "s:driver", "amd-iommu", + "s:pci-id", iommu->info.alias, + "S:intremap", qemuOnOffAuto(iommu->i= ntremap), + "T:pt", iommu->pt, + "T:xtsup", iommu->xtsup, + "T:device-iotlb", iommu->iotlb, + NULL) < 0) + return -1; =20 - if (qemuBuildDeviceCommandlineFromJSON(cmd, wrapperProps, def, qem= uCaps) < 0) - return -1; + if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCa= ps) < 0) + return -1; =20 - if (virJSONValueObjectAdd(&props, - "s:driver", "amd-iommu", - "s:pci-id", iommu->info.alias, - "S:intremap", qemuOnOffAuto(iommu->intre= map), - "T:pt", iommu->pt, - "T:xtsup", iommu->xtsup, - "T:device-iotlb", iommu->iotlb, - NULL) < 0) - return -1; + return 0; =20 - if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCaps) = < 0) - return -1; + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: + if (!(props =3D qemuBuildPCISmmuv3DevDevProps(def, iommu, i))) + return -1; + if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCa= ps) < 0) + return -1; + break; =20 - return 0; =20 - case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: - if (!(props =3D qemuBuildPCISmmuv3DevDevProps(def, iommu))) - return -1; - if (qemuBuildDeviceCommandlineFromJSON(cmd, props, def, qemuCaps) = < 0) + case VIR_DOMAIN_IOMMU_MODEL_LAST: + default: + virReportEnumRangeError(virDomainIOMMUModel, iommu->model); return -1; - - return 0; - - case VIR_DOMAIN_IOMMU_MODEL_LAST: - default: - virReportEnumRangeError(virDomainIOMMUModel, iommu->model); - return -1; + } } =20 return 0; @@ -7271,8 +7277,8 @@ qemuBuildMachineCommandLine(virCommand *cmd, if (qemuAppendDomainFeaturesMachineParam(&buf, def, qemuCaps) < 0) return -1; =20 - if (def->iommu) { - switch (def->iommu->model) { + if (def->iommu && def->niommus =3D=3D 1) { + switch (def->iommu[0]->model) { case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: virBufferAddLit(&buf, ",iommu=3Dsmmuv3"); break; @@ -7286,7 +7292,7 @@ qemuBuildMachineCommandLine(virCommand *cmd, =20 case VIR_DOMAIN_IOMMU_MODEL_LAST: default: - virReportEnumRangeError(virDomainIOMMUModel, def->iommu->model= ); + virReportEnumRangeError(virDomainIOMMUModel, def->iommu[0]->mo= del); return -1; } } diff --git a/src/qemu/qemu_domain_address.c b/src/qemu/qemu_domain_address.c index 06bf4fab32..2ddc629304 100644 --- a/src/qemu/qemu_domain_address.c +++ b/src/qemu/qemu_domain_address.c @@ -2365,24 +2365,25 @@ qemuDomainAssignDevicePCISlots(virDomainDef *def, /* Nada - none are PCI based (yet) */ } =20 - if (def->iommu) { - virDomainIOMMUDef *iommu =3D def->iommu; - - switch (iommu->model) { - case VIR_DOMAIN_IOMMU_MODEL_VIRTIO: - case VIR_DOMAIN_IOMMU_MODEL_AMD: - if (virDeviceInfoPCIAddressIsWanted(&iommu->info) && - qemuDomainPCIAddressReserveNextAddr(addrs, &iommu->info) <= 0) { - return -1; - } - break; + if (def->iommu && def->niommus > 0) { + for (i =3D 0; i < def->niommus; i++) { + virDomainIOMMUDef *iommu =3D def->iommu[i]; + switch (iommu->model) { + case VIR_DOMAIN_IOMMU_MODEL_VIRTIO: + case VIR_DOMAIN_IOMMU_MODEL_AMD: + if (virDeviceInfoPCIAddressIsWanted(&iommu->info) && + qemuDomainPCIAddressReserveNextAddr(addrs, &iommu->inf= o) < 0) { + return -1; + } + break; =20 - case VIR_DOMAIN_IOMMU_MODEL_INTEL: - case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: - case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: - case VIR_DOMAIN_IOMMU_MODEL_LAST: - /* These are not PCI devices */ - break; + case VIR_DOMAIN_IOMMU_MODEL_INTEL: + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3: + case VIR_DOMAIN_IOMMU_MODEL_SMMUV3_DEV: + case VIR_DOMAIN_IOMMU_MODEL_LAST: + /* These are not PCI devices */ + break; + } } } =20 diff --git a/src/qemu/qemu_driver.c b/src/qemu/qemu_driver.c index ac72ea5cb0..3d65f78c9e 100644 --- a/src/qemu/qemu_driver.c +++ b/src/qemu/qemu_driver.c @@ -6894,12 +6894,12 @@ qemuDomainAttachDeviceConfig(virDomainDef *vmdef, break; =20 case VIR_DOMAIN_DEVICE_IOMMU: - if (vmdef->iommu) { + if (vmdef->iommu && vmdef->niommus > 0) { virReportError(VIR_ERR_OPERATION_INVALID, "%s", _("domain already has an iommu device")); return -1; } - vmdef->iommu =3D g_steal_pointer(&dev->data.iommu); + VIR_APPEND_ELEMENT(vmdef->iommu, vmdef->niommus, dev->data.iommu); break; =20 case VIR_DOMAIN_DEVICE_VIDEO: @@ -7113,12 +7113,12 @@ qemuDomainDetachDeviceConfig(virDomainDef *vmdef, break; =20 case VIR_DOMAIN_DEVICE_IOMMU: - if (!vmdef->iommu) { + if ((idx =3D virDomainIOMMUDefFind(vmdef, dev->data.iommu)) < 0) { virReportError(VIR_ERR_OPERATION_FAILED, "%s", _("matching iommu device not found")); return -1; } - g_clear_pointer(&vmdef->iommu, virDomainIOMMUDefFree); + VIR_DELETE_ELEMENT(vmdef->iommu, idx, vmdef->niommus); break; =20 case VIR_DOMAIN_DEVICE_VIDEO: diff --git a/src/qemu/qemu_postparse.c b/src/qemu/qemu_postparse.c index 9c2427970d..e2744a4a61 100644 --- a/src/qemu/qemu_postparse.c +++ b/src/qemu/qemu_postparse.c @@ -1503,7 +1503,7 @@ qemuDomainDefAddDefaultDevices(virQEMUDriver *driver, } } =20 - if (addIOMMU && !def->iommu && + if (addIOMMU && !def->iommu && def->niommus =3D=3D 0 && virQEMUCapsGet(qemuCaps, QEMU_CAPS_DEVICE_INTEL_IOMMU) && virQEMUCapsGet(qemuCaps, QEMU_CAPS_INTEL_IOMMU_INTREMAP) && virQEMUCapsGet(qemuCaps, QEMU_CAPS_INTEL_IOMMU_EIM)) { @@ -1515,7 +1515,8 @@ qemuDomainDefAddDefaultDevices(virQEMUDriver *driver, iommu->intremap =3D VIR_TRISTATE_SWITCH_ON; iommu->eim =3D VIR_TRISTATE_SWITCH_ON; =20 - def->iommu =3D g_steal_pointer(&iommu); + def->iommu =3D g_new0(virDomainIOMMUDef *, 1); + def->iommu[def->niommus++] =3D g_steal_pointer(&iommu); } =20 if (qemuDomainDefAddDefaultAudioBackend(driver, def) < 0) @@ -1591,9 +1592,9 @@ qemuDomainDefEnableDefaultFeatures(virDomainDef *def, * domain already has IOMMU without inremap. This will be fixed in * qemuDomainIOMMUDefPostParse() but there domain definition can't be * modified so change it now. */ - if (def->iommu && - (def->iommu->intremap =3D=3D VIR_TRISTATE_SWITCH_ON || - qemuDomainNeedsIOMMUWithEIM(def)) && + if (def->iommu && def->niommus =3D=3D 1 && + (def->iommu[0]->intremap =3D=3D VIR_TRISTATE_SWITCH_ON || + qemuDomainNeedsIOMMUWithEIM(def)) && def->features[VIR_DOMAIN_FEATURE_IOAPIC] =3D=3D VIR_DOMAIN_IOAPIC_= NONE) { def->features[VIR_DOMAIN_FEATURE_IOAPIC] =3D VIR_DOMAIN_IOAPIC_QEM= U; } diff --git a/src/qemu/qemu_validate.c b/src/qemu/qemu_validate.c index aac004c544..bdaeefe976 100644 --- a/src/qemu/qemu_validate.c +++ b/src/qemu/qemu_validate.c @@ -851,7 +851,7 @@ qemuValidateDomainVCpuTopology(const virDomainDef *def,= virQEMUCaps *qemuCaps) QEMU_MAX_VCPUS_WITHOUT_EIM); return -1; } - if (!def->iommu || def->iommu->eim !=3D VIR_TRISTATE_SWITCH_ON) { + if (!def->iommu || def->iommu[0]->eim !=3D VIR_TRISTATE_SWITCH_ON)= { virReportError(VIR_ERR_CONFIG_UNSUPPORTED, _("more than %1$d vCPUs require extended interr= upt mode enabled on the iommu device"), QEMU_MAX_VCPUS_WITHOUT_EIM); --=20 2.43.0 From nobody Sun Oct 5 00:12:04 2025 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of lists.libvirt.org designates 8.43.85.245 as permitted sender) client-ip=8.43.85.245; envelope-from=devel-bounces@lists.libvirt.org; helo=lists.libvirt.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zohomail.com: domain of lists.libvirt.org designates 8.43.85.245 as permitted sender) smtp.mailfrom=devel-bounces@lists.libvirt.org; arc=fail (Bad Signature); dmarc=pass(p=reject dis=none) header.from=lists.libvirt.org Return-Path: Received: from lists.libvirt.org (lists.libvirt.org [8.43.85.245]) by mx.zohomail.com with SMTPS id 1759365839200346.83161674268354; Wed, 1 Oct 2025 17:43:59 -0700 (PDT) Received: by lists.libvirt.org (Postfix, from userid 993) id C898243E8E; Wed, 1 Oct 2025 20:43:56 -0400 (EDT) Received: from [172.19.199.14] (lists.libvirt.org [8.43.85.245]) by lists.libvirt.org (Postfix) with ESMTP id C22CB44156; Wed, 1 Oct 2025 20:39:13 -0400 (EDT) Received: by lists.libvirt.org (Postfix, from userid 993) id 2BA1C43E49; Wed, 1 Oct 2025 20:38:56 -0400 (EDT) Received: from SN4PR0501CU005.outbound.protection.outlook.com (mail-southcentralusazon11011053.outbound.protection.outlook.com [40.93.194.53]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange ECDHE (prime256v1) server-signature RSA-PSS (3072 bits) server-digest SHA256) (No client certificate requested) by lists.libvirt.org (Postfix) with ESMTPS id 8472F43E55 for ; Wed, 1 Oct 2025 20:38:54 -0400 (EDT) Received: from PH7PR12MB6834.namprd12.prod.outlook.com (2603:10b6:510:1b4::18) by PH7PR12MB9152.namprd12.prod.outlook.com (2603:10b6:510:2ec::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9160.18; Thu, 2 Oct 2025 00:38:48 +0000 Received: from PH7PR12MB6834.namprd12.prod.outlook.com ([fe80::f432:162b:b94e:d2cb]) by PH7PR12MB6834.namprd12.prod.outlook.com ([fe80::f432:162b:b94e:d2cb%6]) with mapi id 15.20.9160.015; Thu, 2 Oct 2025 00:38:48 +0000 X-Spam-Checker-Version: SpamAssassin 4.0.1 (2024-03-26) on lists.libvirt.org X-Spam-Level: X-Spam-Status: No, score=-3.1 required=5.0 tests=ARC_SIGNED,ARC_VALID, DKIM_INVALID,DKIM_SIGNED,MAILING_LIST_MULTI,RCVD_IN_DNSWL_MED, RCVD_IN_VALIDITY_CERTIFIED_BLOCKED,RCVD_IN_VALIDITY_RPBL_BLOCKED, RCVD_IN_VALIDITY_SAFE_BLOCKED,SPF_PASS autolearn=unavailable autolearn_force=no version=4.0.1 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Cb4au4pBObtwSD21MOBIcAs6HvLIpf87MLB4ySJRK/GKMB3zjl5XlVc1nXOYV3PMHt13Y3iaJE5kt2rYrd+rfEV9zhxxFewWBfO+b04yGWrO7e+ePJ9oLiwE1IO9DUE7mWXwg/J2nY0QjEAS53NO2+vD28vuGWtbcw3jxeZiNtK6fbmc4NxSmZw3zFL3Pk1Lwhojvvlgccy+OUS+v3xo1PahvI7tZmkEvdOKx/pLLHJqiTArmecpVaIjdQUrPJ8aUVSpcwiMkCcZQ7FpKr6RkPjUNgyJBzA1VnB8EsXkjkzZi2ELoRyJRghSwD9itZ9BI9KPUWnbJJD+4j5f5lU/KA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YsNM0H3CEGnZtf3Bs3Efw+8uoVOO/igeDZhGNcgsKVw=; b=X5sSAu7+Dm50Qs5HiNxLPOL1hTx8yRugfKeBdJj7vY6gsSyi3wW1X5QRIfe67sQfAvQArczWRxD1x0LJe1JRxwP/VjSNhjWHTwQlXFsFQMg5ApM+CpefzXimnsyQ0h/0jHF1YmbeiTRg8UvOEWQ0C2FvXQ7m64NSZv7vKw72ufHl2134rdTA6QwIEfKuodn/GYb+9XMECe5jcsJuEvoBrwDPgD46ytVZgegk3OnjA12sOWP8nsV/hfTQ/xEs9/tojnso2yJLtfY874/xDDf4ouXNQ7JQ5+2qA8JluFpSZhejn7uz7nFDkOsHx5ztKLuib6383sGKuqplrkOGp4I1zQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=nvidia.com; dmarc=pass action=none header.from=nvidia.com; dkim=pass header.d=nvidia.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YsNM0H3CEGnZtf3Bs3Efw+8uoVOO/igeDZhGNcgsKVw=; b=bAPVxckrYSGl9ah96w/xqW9Gc173L0FrSQyoLsw9QjHdx7lHUfT5tcqIrkoiXOMfCPrSkJVKHcvYYXQeYSoG3AgeOlRuT+sBIFVsu/pLAXk4p67jJKENGLaM76+uyv67M5jygfB5vqDQqUJYpSCQQbwCsR5yibIF8H6JG3GXMVCB+CNv9YgQSaYe60CHgnRvYnuZLL2ae+9qlR+It8REaG9q7cqL6sUKTMPbVPK6O8jnSo16WSq45ETiCRgvJv6Q+4KDHHw/SLZ+1j17qgQGiW/RMvY2/nfWU7aG/qVpJIf0nZzQMI2MFdPjoEAo3vRv/TkLblcEIfuVD8gDDrcteA== Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=nvidia.com; To: devel@lists.libvirt.org Subject: [RFC PATCH v5 3/7] tests: qemuxmlconfdata: provide smmuv3Dev sample XML and CLI args Date: Wed, 1 Oct 2025 17:38:33 -0700 Message-ID: <20251002003837.1546646-4-nathanc@nvidia.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20251002003837.1546646-1-nathanc@nvidia.com> References: <20251002003837.1546646-1-nathanc@nvidia.com> Content-Transfer-Encoding: quoted-printable X-ClientProxiedBy: SJ0PR03CA0349.namprd03.prod.outlook.com (2603:10b6:a03:39c::24) To PH7PR12MB6834.namprd12.prod.outlook.com (2603:10b6:510:1b4::18) MIME-Version: 1.0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: PH7PR12MB6834:EE_|PH7PR12MB9152:EE_ X-MS-Office365-Filtering-Correlation-Id: ed0dc76f-2812-4de9-3062-08de014c0d24 X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0;ARA:13230040|1800799024|376014|366016; X-Microsoft-Antispam-Message-Info: =?us-ascii?Q?LhySNYcRo6LnWjQlhp4P3OEEaWPDutqF+ov0iue2spAXRsEt7VnUjYSnqZJP?= =?us-ascii?Q?AWl/scezXm1GKO5wPMmXxi4TEqbOTXATVoIAvPvEkf9jNPXGgqiDDCaux2Ck?= =?us-ascii?Q?8BOwm9nM7eU5fP6wpSuO3HduSsZRQPpwXcXcrIQwXFItsDHOXyoqLJEcWJF9?= =?us-ascii?Q?jH0e8ih4z5zDcqqSN6MWjTjyBZzQyzp9gy0YtZiKNojHWow1AYtQI6HM6z7D?= =?us-ascii?Q?w4hN3wWMLjyddo84zZtsgk0FYDCP9J32L6Wb5kIK7Oc27lTWDXX9QoCOME1U?= =?us-ascii?Q?JEy0zYBhnHgsteP34CZ+p7pfelFqnQ64GiEiZAgzy9HRuycuLNfcDgQfeptL?= =?us-ascii?Q?svd2kbP3HJ7ktvOr4dPbbCDySvC9AaSzCalLkvdf+dXKgq9coomaLQ/hFFlH?= =?us-ascii?Q?n79uN4eCsdLBeOcIIfw8K7xwKzGOY/OFAf7QrMGPRfa22sOljxU7Gdk4TNnv?= =?us-ascii?Q?AgftXeDGYPo2SQMTf/oglAKjUjSW+EDZ+9S7/qb1Np1KafeAn66XtAsCO3yq?= =?us-ascii?Q?X7Vp788eNwBoo3RQCOeVPYZJN227ziFiwxHdXla6pneMYXasPIRmXr1gHyRT?= =?us-ascii?Q?koOziLHpMddekR1H/Jb6XTESRm1K5pszpQMqp3qf9pYRIreSIXYn+hgFVRYz?= =?us-ascii?Q?Ui/Rc+yKJN1RKmRWNaRnpsD6MduX0JGKtwUi4Cm86chXnuSbr1UK/SZxzots?= =?us-ascii?Q?LX6Rm9LKAegWKuRMYzcNbp+6I69kCyGk6goGBnMKBCxz9+Qun/fpnFFXK+//?= =?us-ascii?Q?9nKOCnXtiUiIpmn824ketpu2hkmPaNtOFOsel7RJmP4i+7earRlntmObjAd1?= =?us-ascii?Q?ZFD2vn7X+ACyxwz2vEuzwUEyBC8vh0bUT7DNyu/ACFNHUR4YrvdZtBakAWEe?= =?us-ascii?Q?qEvzqQFswdjeGNA6xrdj+oz4nDBJVCjrF8yDb/gcPEpm9DMrIipCa1opg/ZD?= =?us-ascii?Q?+pgqqsTR/KdJECH0XIr+ljhdHJt83KbC9EHncX8EYBlNmGhJjx5sgv13Ajjr?= =?us-ascii?Q?c9OlaymUzJ537lQRFIkMTHHdvsy4WjoKeH19E+xb9gUzc9GpsDUIVvrVYvIV?= =?us-ascii?Q?CzOfGu2HHIodZSwc4WbJB8L95nbCHAPkED5GgMXcCBJHh+PLplS+RlKUrZpS?= =?us-ascii?Q?YOwUQq29E01tweHOl+sgCa5rPRFZYc+wsGmprVau4MqejRr2wrYXJ8ZEsKCu?= =?us-ascii?Q?d/xmMLmrQVklBXeWVwaEjV5bmtOmehw8JN/LktWWOvszKTZfyZ18gqIfeHvE?= =?us-ascii?Q?0TXA2tJRwos3b0fF6hQ79Hz9G5NhX3b054kmMbNj2HJPEqnwWgRM3fdlPhf6?= =?us-ascii?Q?XOq6Mye9Lcqq/kkBojYCT5SgfFkLrsNM+JwnxVzv0f8q0HsGgtnhkjs/by9U?= =?us-ascii?Q?+kVl37vcnlY4cagd4oixqKv5y47sSfAeVvrKvx8UUt0X8HtBu1c2KY1ozeqL?= =?us-ascii?Q?BBWsVogvNzoriDkKKrahy6a/ceLBhWPE?= X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:PH7PR12MB6834.namprd12.prod.outlook.com;PTR:;CAT:NONE;SFS:(13230040)(1800799024)(376014)(366016);DIR:OUT;SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: =?us-ascii?Q?9gPmYWGJYa++WB39OVU4zRAEAD1Ah5X+jR+GgbMnTm4vWOqB2hrQ7KT3yip6?= =?us-ascii?Q?HvfKeQs4DobbaWLXGLIwI9Z9ZSi2MwjaW7MooqUI5xD6uHB9osEithlkSpRE?= =?us-ascii?Q?PBHXDDzQ2Xk0Zp/YHS7ThFUDg7uuFlvKQrJD0kszsYujgQLraXO2GLEFyV8P?= =?us-ascii?Q?aSkehdCqgoiqXW2liVQkMzfYmEPeO/Lg4zAczB+1O+oBoJu76B/o57OP2cSV?= =?us-ascii?Q?qm9NxsJP/4p3+TbgekZ7Yy9700DdZ2UFKv4RBMZ8MNwF/0nfhbznwTHVjdrU?= =?us-ascii?Q?q154a8DOndpVU8uSF+rNPTj2Zif5LF/DZfD6gXyb/1hUXeR4U37bRT0Zsq0c?= =?us-ascii?Q?nG1pJxMshDHhYbfz3LdiyJv9iLlB8qZfRcVDKVZhkN1HNbOfmr1Jq7/QL8Q9?= =?us-ascii?Q?3U3OLdCYDuMM2XbSwp0ehwrXcjqOX2SqRuStrBJxwnRNx39uiNA6NXN7dYPA?= =?us-ascii?Q?PbvRir/H+IvO+VjdexRbVZKpg8ZlegAN1VehVpfyIASMQn6tuYGyx4OUHo+K?= =?us-ascii?Q?ZNBA6dSpmUmEqQjIpXja1jZXVnq/xMkLCGPzdcJhZMfPfxzgi9maeWPkYoO/?= =?us-ascii?Q?NzlhLA4XWOAYSsy6KhWtqwYEwKGCmTTPejWX3qja2fbabgA96k/U0uGroy0A?= =?us-ascii?Q?PJ4NM75ekdg3hkYsWIzEN0ENr8ZLOtp7/FvaC1zOFs1Deyg7x2YuAgV+I8LQ?= =?us-ascii?Q?LVlszkSD84hKKVBDiQzCilqyU+TuaNP1AevC/YKgNJO165mAICet45ogM7Dn?= =?us-ascii?Q?lNWoTNfY7Q799sYNkEwSGrwKDGT0+5W1K/4mZ4aUHfEC3fj6oPCtQ6Sfj5jk?= =?us-ascii?Q?io8Ui2vitruUj2LlZ9Qd6dPI/qPyeag5F6fxq/wMs8dieZezmG4GemNZcS/E?= =?us-ascii?Q?6UqAO+CXp8SZ2V4HsBYVdHseTThwWLoLZ5+V3i24Ef/ncM2WpReRB/KhAvps?= =?us-ascii?Q?bUA98OLPl47CZ6o3XG84di2HknaVpZXkCOm84oMU0hMQd0VecTFJzwzC5lfi?= =?us-ascii?Q?BfWDT0i5FOJ+eMeAsK80dpGfTL7Zwq/kjschYoQu4K1lHh74SYQ/tgGXbsId?= =?us-ascii?Q?I7k5DbZD7ftg1g1G6DtIs0KC1yzmm8h0yMLtaAoDgSL8JuWgSiuHSZQVWOqD?= =?us-ascii?Q?jv6h5VifolevNxBDJgyZwXuRybQ37zdY09HKGL6GB43jhYpuTXWDAnluPNEs?= =?us-ascii?Q?MjBxyo2VKmsMNnJyRyhAbh7OtFBwY7cZzQFgiQzY2YmkzWV6PJ6SKYZEgIXk?= =?us-ascii?Q?7m76h1pVHtCO/aVgMH8maTIsb4rE/EzxmMOwNb2rXNkK+WidDd3zYBmDF1wk?= =?us-ascii?Q?gUlSXVCnecj6E1W3fGGly6d0LLUAykYFNgBuXAgQBLKnBNBzTTKMh4EJAaaG?= =?us-ascii?Q?NIY/wGeqvimFTrSy7lTC/YlE+Nvt9UnSwSqGSTi9IUGH2Mv3zKGIyGQT/q7e?= =?us-ascii?Q?V44//kmRVwE7aFAoYCcZpUT25vsWYSz12aeYPBhqUNQjZHq5FJVkRG9Q1E65?= =?us-ascii?Q?ycagSJ1Lgs7Gx7S2e8Obb5Mma3ATxZBnFJ4ZmV5PDZ3lbJp4cqGk3VCjNHTV?= =?us-ascii?Q?zAN6oRJQy6q3z4gWzAARAyhT+zIDDCLdqGicsbqL?= X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-Network-Message-Id: ed0dc76f-2812-4de9-3062-08de014c0d24 X-MS-Exchange-CrossTenant-AuthSource: PH7PR12MB6834.namprd12.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Oct 2025 00:38:48.4508 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-MailboxType: HOSTED X-MS-Exchange-CrossTenant-UserPrincipalName: JyqTmzNY1T4bfD2wKXPg482m4Mxh9ikc34ZWUZUfFNJG/NiHrEFvXX2/sLVxr7JNEHRdPZRVxBEHaolWQ1VZeg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: PH7PR12MB9152 Message-ID-Hash: YAUUYWC3D2SY56TUZ7J2JPLNVPXPHIQQ X-Message-ID-Hash: YAUUYWC3D2SY56TUZ7J2JPLNVPXPHIQQ X-MailFrom: nathanc@nvidia.com X-Mailman-Rule-Misses: dmarc-mitigation; no-senders; approved; loop; banned-address; header-match-devel.lists.libvirt.org-0; emergency; member-moderation; nonmember-moderation; administrivia; implicit-dest; max-recipients; max-size; news-moderation; no-subject; digests; suspicious-header CC: shameerali.kolothum.thodi@huawei.com, nicolinc@nvidia.com, nathanc@nvidia.com, mochs@nvidia.com X-Mailman-Version: 3.3.10 Precedence: list List-Id: Development discussions about the libvirt library & tools Archived-At: List-Archive: List-Help: List-Owner: List-Post: List-Subscribe: List-Unsubscribe: From: Nathan Chen via Devel Reply-To: Nathan Chen X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZM-MESSAGEID: 1759365840459116600 Content-Type: text/plain; charset="utf-8" Provide sample XML and CLI args for the smmuv3Dev XML schema for virt machine types. Signed-off-by: Nathan Chen --- .../iommu-smmuv3Dev.aarch64-latest.args | 39 +++++++++++ .../iommu-smmuv3Dev.aarch64-latest.xml | 66 +++++++++++++++++++ tests/qemuxmlconfdata/iommu-smmuv3Dev.xml | 53 +++++++++++++++ tests/qemuxmlconftest.c | 1 + 4 files changed, 159 insertions(+) create mode 100644 tests/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.ar= gs create mode 100644 tests/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.xml create mode 100644 tests/qemuxmlconfdata/iommu-smmuv3Dev.xml diff --git a/tests/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.args b/te= sts/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.args new file mode 100644 index 0000000000..d974b1c3b6 --- /dev/null +++ b/tests/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.args @@ -0,0 +1,39 @@ +LC_ALL=3DC \ +PATH=3D/bin \ +HOME=3D/var/lib/libvirt/qemu/domain--1-guest \ +USER=3Dtest \ +LOGNAME=3Dtest \ +XDG_DATA_HOME=3D/var/lib/libvirt/qemu/domain--1-guest/.local/share \ +XDG_CACHE_HOME=3D/var/lib/libvirt/qemu/domain--1-guest/.cache \ +XDG_CONFIG_HOME=3D/var/lib/libvirt/qemu/domain--1-guest/.config \ +/usr/bin/qemu-system-aarch64 \ +-name guest=3Dguest,debug-threads=3Don \ +-S \ +-object '{"qom-type":"secret","id":"masterKey0","format":"raw","file":"/va= r/lib/libvirt/qemu/domain--1-guest/master-key.aes"}' \ +-machine virt,usb=3Doff,gic-version=3D2,dump-guest-core=3Doff,memory-backe= nd=3Dmach-virt.ram,acpi=3Doff \ +-accel tcg \ +-cpu cortex-a15 \ +-m size=3D1048576k \ +-object '{"qom-type":"memory-backend-ram","id":"mach-virt.ram","size":1073= 741824}' \ +-overcommit mem-lock=3Doff \ +-smp 1,sockets=3D1,cores=3D1,threads=3D1 \ +-uuid 1ccfd97d-5eb4-478a-bbe6-88d254c16db7 \ +-display none \ +-no-user-config \ +-nodefaults \ +-chardev socket,id=3Dcharmonitor,fd=3D1729,server=3Don,wait=3Doff \ +-mon chardev=3Dcharmonitor,id=3Dmonitor,mode=3Dcontrol \ +-rtc base=3Dutc \ +-no-shutdown \ +-boot strict=3Don \ +-device '{"driver":"pxb-pcie","bus_nr":252,"id":"pci.1","bus":"pcie.0","ad= dr":"0x1"}' \ +-device '{"driver":"pxb-pcie","bus_nr":248,"id":"pci.2","bus":"pcie.0","ad= dr":"0x2"}' \ +-device '{"driver":"pcie-root-port","port":0,"chassis":21,"id":"pci.3","bu= s":"pci.1","addr":"0x0"}' \ +-device '{"driver":"pcie-root-port","port":168,"chassis":22,"id":"pci.4","= bus":"pci.2","addr":"0x0"}' \ +-device '{"driver":"arm-smmuv3","primary-bus":"pci.1","id":"smmuv3.0","acc= el":true,"ats":true,"ril":true,"pasid":true,"oas":44}' \ +-device '{"driver":"arm-smmuv3","primary-bus":"pci.2","id":"smmuv3.1","acc= el":true,"ats":true,"ril":true,"pasid":true,"oas":44}' \ +-audiodev '{"id":"audio1","driver":"none"}' \ +-device '{"driver":"vfio-pci","host":"0000:06:12.5","id":"hostdev0","bus":= "pci.3","addr":"0x0"}' \ +-device '{"driver":"vfio-pci","host":"0000:06:12.6","id":"hostdev1","bus":= "pci.4","addr":"0x0"}' \ +-sandbox on,obsolete=3Ddeny,elevateprivileges=3Ddeny,spawn=3Ddeny,resource= control=3Ddeny \ +-msg timestamp=3Don diff --git a/tests/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.xml b/tes= ts/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.xml new file mode 100644 index 0000000000..e26e72cebd --- /dev/null +++ b/tests/qemuxmlconfdata/iommu-smmuv3Dev.aarch64-latest.xml @@ -0,0 +1,66 @@ + + guest + 1ccfd97d-5eb4-478a-bbe6-88d254c16db7 + 1048576 + 1048576 + 1 + + hvm + + + + + + + cortex-a15 + + + destroy + restart + destroy + + /usr/bin/qemu-system-aarch64 + + + + + +
+ + + + +
+ + + + +
+ + + + +
+ +