From nobody Sat May 11 02:58:35 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) client-ip=66.175.222.12; envelope-from=bounce+27952+59698+1787277+3901457@groups.io; helo=web01.groups.io; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+59698+1787277+3901457@groups.io ARC-Seal: i=1; a=rsa-sha256; t=1589576793; cv=none; d=zohomail.com; s=zohoarc; b=E3OomZ61lYWh06FxIYvUPq+S8ATvxWhqbAzSiE2kJ6tt+LoHzny/Df4pg9JYN7obBIthHZGxSfFEfrCk3nBV8zJlgm6V+C5AeqWtQv3M2/9llAZlGQk/fhT/uy5Mo9bxkT7zOroDrJ8wSxqcAAfSn9NIMSqonGYQ43KZImxVbXI= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1589576793; h=Cc:Date:From:In-Reply-To:List-Id:List-Unsubscribe:Message-ID:Reply-To:References:Sender:Subject:To; bh=1HCMLnBlwtYKY/8ULYCGCaF7Qzi2MZ3oRXqce9UU3jo=; b=ZIbQ6WfDPxS29guONdxoXLn/H3frj784C9TJr7XNmHneMP+kQv8fYmq5RDoxZeUuuQp9KJHbI+TtgOs7Bhu3hs3GKJuqMFJfpNXWKKCA5rQufjjJ/EZANDHwvcWm+mptxjTxdn5xSxcIZNZDtdqZrp5B81Sk0kU4prV91b/SrwI= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+59698+1787277+3901457@groups.io Received: from web01.groups.io (web01.groups.io [66.175.222.12]) by mx.zohomail.com with SMTPS id 1589576793461629.8391579135681; Fri, 15 May 2020 14:06:33 -0700 (PDT) Return-Path: X-Received: by 127.0.0.2 with SMTP id YxcOYY1788612xIrxfAMK3EN; Fri, 15 May 2020 14:06:33 -0700 X-Received: from mail-lj1-f193.google.com (mail-lj1-f193.google.com [209.85.208.193]) by mx.groups.io with SMTP id smtpd.web10.843.1589576792336972231 for ; Fri, 15 May 2020 14:06:32 -0700 X-Received: by mail-lj1-f193.google.com with SMTP id h4so3692211ljg.12 for ; Fri, 15 May 2020 14:06:32 -0700 (PDT) X-Gm-Message-State: LcUgrKangH7u624EFq4iS6Wyx1787277AA= X-Google-Smtp-Source: ABdhPJzyFn9/hjv7UrvMqpw3svLUEZQrigjAr/FhCowzMYR4kbQB44c9cxKOiFBpvR5pQQkG1xdG7w== X-Received: by 2002:a2e:9a04:: with SMTP id o4mr3345259lji.117.1589576790129; Fri, 15 May 2020 14:06:30 -0700 (PDT) X-Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id z64sm1924818lfa.50.2020.05.15.14.06.28 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Fri, 15 May 2020 14:06:29 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: ard.biesheuvel@arm.com, leif@nuviainc.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-devel] [edk2-platforms: PATCH v2 1/3] Marvell/Library: UtmiLib: update USB2.0 analog settings Date: Fri, 15 May 2020 23:05:56 +0200 Message-Id: <1589576758-28501-2-git-send-email-mw@semihalf.com> In-Reply-To: <1589576758-28501-1-git-send-email-mw@semihalf.com> References: <1589576758-28501-1-git-send-email-mw@semihalf.com> Precedence: Bulk List-Unsubscribe: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,mw@semihalf.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=groups.io; q=dns/txt; s=20140610; t=1589576793; bh=zkdb0l6QW/1/M5j4AOA5fjMlefrHWnBQvWfAZzME5Zo=; h=Cc:Date:From:Reply-To:Subject:To; b=Wgubc4vihMWbu+23SREWP+jO3N2hqKWXEkSvpNIQCW2CZvguX6curcCDUNz8su3TGPS 7ld6KldcnrE8g/d9BG1izqkcZPcRmwjlDH/Yd9V6ip9NBC8mYva+x2KSxNqJxAqMsIurA 71xoZT5WE2WsE1n9BI1VF2HPm4mVLEAppz8= X-ZohoMail-DKIM: pass (identity @groups.io) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" This patch introduce following modifications, allowing to overcome the instabilities observed with certain USB2.0 endpoints: * Add additional step which enables the Impedance and PLL calibration. * Enable old squelch detector instead of the new analog squelch detector circuit and update host disconnect threshold value. * Update LS TX driver strength coarse and fine adjustment values. Signed-off-by: Grzegorz Jaszczyk Signed-off-by: Marcin Wojtas Reviewed-by: Leif Lindholm --- Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h | 10 +++++++++- Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c | 18 ++++++++++++++---- 2 files changed, 23 insertions(+), 5 deletions(-) diff --git a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h b/Silicon/Marv= ell/Library/UtmiPhyLib/UtmiPhyLib.h index 20e3133..8659110 100644 --- a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h +++ b/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h @@ -44,6 +44,10 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #define UTMI_CALIB_CTRL_REG 0x8 #define UTMI_CALIB_CTRL_IMPCAL_VTH_OFFSET 8 #define UTMI_CALIB_CTRL_IMPCAL_VTH_MASK (0x7 << UTMI_CALIB_CTRL_= IMPCAL_VTH_OFFSET) +#define UTMI_CALIB_CTRL_IMPCAL_START_OFFSET 13 +#define UTMI_CALIB_CTRL_IMPCAL_START_MASK (0x1 << UTMI_CALIB_CTRL_= IMPCAL_START_OFFSET) +#define UTMI_CALIB_CTRL_PLLCAL_START_OFFSET 22 +#define UTMI_CALIB_CTRL_PLLCAL_START_MASK (0x1 << UTMI_CALIB_CTRL_= PLLCAL_START_OFFSET) #define UTMI_CALIB_CTRL_IMPCAL_DONE_OFFSET 23 #define UTMI_CALIB_CTRL_IMPCAL_DONE_MASK (0x1 << UTMI_CALIB_CTRL_= IMPCAL_DONE_OFFSET) #define UTMI_CALIB_CTRL_PLLCAL_DONE_OFFSET 31 @@ -54,8 +58,12 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #define UTMI_TX_CH_CTRL_DRV_EN_LS_MASK (0xf << UTMI_TX_CH_CTRL_= DRV_EN_LS_OFFSET) #define UTMI_TX_CH_CTRL_IMP_SEL_LS_OFFSET 16 #define UTMI_TX_CH_CTRL_IMP_SEL_LS_MASK (0xf << UTMI_TX_CH_CTRL_= IMP_SEL_LS_OFFSET) +#define UTMI_TX_CH_CTRL_AMP_OFFSET 20 +#define UTMI_TX_CH_CTRL_AMP_MASK (0x7 << UTMI_TX_CH_CTRL_= AMP_OFFSET) =20 #define UTMI_RX_CH_CTRL0_REG 0x14 +#define UTMI_RX_CH_CTRL0_DISCON_THRESH_OFFSET 8 +#define UTMI_RX_CH_CTRL0_DISCON_THRESH_MASK (0x3 << UTMI_RX_CH_CTRL0= _DISCON_THRESH_OFFSET) #define UTMI_RX_CH_CTRL0_SQ_DET_OFFSET 15 #define UTMI_RX_CH_CTRL0_SQ_DET_MASK (0x1 << UTMI_RX_CH_CTRL0= _SQ_DET_OFFSET) #define UTMI_RX_CH_CTRL0_SQ_ANA_DTC_OFFSET 28 @@ -63,7 +71,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent =20 #define UTMI_RX_CH_CTRL1_REG 0x18 #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_OFFSET 0 -#define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_MASK (0x3 << UTMI_RX_CH_CTRL1= _SQ_AMP_CAL_OFFSET) +#define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_MASK (0x7 << UTMI_RX_CH_CTRL1= _SQ_AMP_CAL_OFFSET) #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_EN_OFFSET 3 #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_EN_MASK (0x1 << UTMI_RX_CH_CTRL1= _SQ_AMP_CAL_EN_OFFSET) =20 diff --git a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c b/Silicon/Marv= ell/Library/UtmiPhyLib/UtmiPhyLib.c index 3881ebd..42f38db 100644 --- a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c +++ b/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c @@ -118,23 +118,33 @@ UtmiPhyConfig ( =20 /* Impedance Calibration Threshold Setting */ RegSet (UtmiBaseAddr + UTMI_CALIB_CTRL_REG, - 0x6 << UTMI_CALIB_CTRL_IMPCAL_VTH_OFFSET, + 0x7 << UTMI_CALIB_CTRL_IMPCAL_VTH_OFFSET, UTMI_CALIB_CTRL_IMPCAL_VTH_MASK); =20 + /* Start Impedance and PLL Calibration */ + Mask =3D UTMI_CALIB_CTRL_PLLCAL_START_MASK; + Data =3D (0x1 << UTMI_CALIB_CTRL_PLLCAL_START_OFFSET); + Mask |=3D UTMI_CALIB_CTRL_IMPCAL_START_MASK; + Data |=3D (0x1 << UTMI_CALIB_CTRL_IMPCAL_START_OFFSET); + RegSet (UtmiBaseAddr + UTMI_CALIB_CTRL_REG, Data, Mask); + /* Set LS TX driver strength coarse control */ Mask =3D UTMI_TX_CH_CTRL_DRV_EN_LS_MASK; Data =3D 0x3 << UTMI_TX_CH_CTRL_DRV_EN_LS_OFFSET; - /* Set LS TX driver fine adjustment */ + Mask |=3D UTMI_TX_CH_CTRL_AMP_MASK; + Data |=3D 0x4 << UTMI_TX_CH_CTRL_AMP_OFFSET; Mask |=3D UTMI_TX_CH_CTRL_IMP_SEL_LS_MASK; Data |=3D 0x3 << UTMI_TX_CH_CTRL_IMP_SEL_LS_OFFSET; RegSet (UtmiBaseAddr + UTMI_TX_CH_CTRL_REG, Data, Mask); =20 /* Enable SQ */ Mask =3D UTMI_RX_CH_CTRL0_SQ_DET_MASK; - Data =3D 0x0 << UTMI_RX_CH_CTRL0_SQ_DET_OFFSET; + Data =3D 0x1 << UTMI_RX_CH_CTRL0_SQ_DET_OFFSET; /* Enable analog squelch detect */ Mask |=3D UTMI_RX_CH_CTRL0_SQ_ANA_DTC_MASK; - Data |=3D 0x1 << UTMI_RX_CH_CTRL0_SQ_ANA_DTC_OFFSET; + Data |=3D 0x0 << UTMI_RX_CH_CTRL0_SQ_ANA_DTC_OFFSET; + Mask |=3D UTMI_RX_CH_CTRL0_DISCON_THRESH_MASK; + Data |=3D 0x0 << UTMI_RX_CH_CTRL0_DISCON_THRESH_OFFSET; RegSet (UtmiBaseAddr + UTMI_RX_CH_CTRL0_REG, Data, Mask); =20 /* Set External squelch calibration number */ --=20 2.7.4 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#59698): https://edk2.groups.io/g/devel/message/59698 Mute This Topic: https://groups.io/mt/74237155/1787277 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- From nobody Sat May 11 02:58:35 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) client-ip=66.175.222.12; envelope-from=bounce+27952+59699+1787277+3901457@groups.io; helo=web01.groups.io; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+59699+1787277+3901457@groups.io ARC-Seal: i=1; a=rsa-sha256; t=1589576794; cv=none; d=zohomail.com; s=zohoarc; b=YaY03uX/1TbHuZskiQ0rUoLpU1uRTwN+fsoOLsKX+cMT1uu1hnqK+YxIVMmmLbu7ifsNhEpj1lLu1+QUSe8xMpFiFR9lB3XfF9RomO3V1elxr+HOP4sK38WhktrxVvJyq2KQMMXn3H0CcvgRjTGcUMdSkJUjM5Lu6dCnxuK3fnU= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1589576794; h=Cc:Date:From:In-Reply-To:List-Id:List-Unsubscribe:Message-ID:Reply-To:References:Sender:Subject:To; bh=Qp/2M1qTqYRCxt/ksMQH9Hm4/yCdBY3qQ9VCkB4KN5Y=; b=kCyp6N0PgZ0eVfnR0Db6R2o+++rvkHE3dGKeunKaZYQcYEgKZEoUODg2MBR20heIaDW5RPn9uMoxna7IVMoj0Gcb1EtCTBW7XPRVXgjdVoDgHjmz64GFDFcve4os6Ebak+tnod69gwe/ILWbP5UfEoZ+VNUTfUuUh+dcg1Oigok= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+59699+1787277+3901457@groups.io Received: from web01.groups.io (web01.groups.io [66.175.222.12]) by mx.zohomail.com with SMTPS id 1589576794778352.07434501754506; Fri, 15 May 2020 14:06:34 -0700 (PDT) Return-Path: X-Received: by 127.0.0.2 with SMTP id DuQqYY1788612xsHF6XTjyDZ; Fri, 15 May 2020 14:06:34 -0700 X-Received: from mail-lf1-f66.google.com (mail-lf1-f66.google.com [209.85.167.66]) by mx.groups.io with SMTP id smtpd.web12.811.1589576793517285153 for ; Fri, 15 May 2020 14:06:33 -0700 X-Received: by mail-lf1-f66.google.com with SMTP id d22so2957662lfm.11 for ; Fri, 15 May 2020 14:06:33 -0700 (PDT) X-Gm-Message-State: mo5zkv16Rfg6Oacdg6Lrnbt9x1787277AA= X-Google-Smtp-Source: ABdhPJyr3PsFx/ncN08ry7fJWr/JU2hJxcB5DlPsvWmkH3yCoG2zNqbZ2BsBH+N4K4g1BpwuAwLmMA== X-Received: by 2002:a19:ad49:: with SMTP id s9mr3688242lfd.9.1589576791369; Fri, 15 May 2020 14:06:31 -0700 (PDT) X-Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id z64sm1924818lfa.50.2020.05.15.14.06.30 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Fri, 15 May 2020 14:06:30 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: ard.biesheuvel@arm.com, leif@nuviainc.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-devel] [edk2-platforms: PATCH v2 2/3] Marvell/Library: UtmiLib: Fix pll initialization for the second port Date: Fri, 15 May 2020 23:05:57 +0200 Message-Id: <1589576758-28501-3-git-send-email-mw@semihalf.com> In-Reply-To: <1589576758-28501-1-git-send-email-mw@semihalf.com> References: <1589576758-28501-1-git-send-email-mw@semihalf.com> Precedence: Bulk List-Unsubscribe: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,mw@semihalf.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=groups.io; q=dns/txt; s=20140610; t=1589576794; bh=NH80ejI0UELj9SU+RAxe6a8bI/VLg+RSilQ8bmJGGEk=; h=Cc:Date:From:Reply-To:Subject:To; b=Ip+gUU8Q0bKSK4p2eWYHqaFhpKwL+ptGeJDzNVLQyQNX+Pu2/2ganthsJcxWkDv1AJ4 elsW+Wpj3N7HzIxUQSLeFBSz/fmuPqif/pVtBHfMRrvgSroPWF/TWDThZ/0T/oCQgajQo MLyoL59eY356EwHQx99EnOp3+Tqxwx8rUHM= X-ZohoMail-DKIM: pass (identity @groups.io) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" According to Design Reference Specification the PHY PLL and Calibration register from PHY0 are shared for multi-port PHY. PLL control registers inside other PHY channels are not used. This fixes issues in scenarios when only UTMI port1 was in use, which resulted with lack of correct PLL initialization. On the occasion add relevant comments, describing the register groups in the header file. Signed-off-by: Marcin Wojtas Signed-off-by: Grzegorz Jaszczyk --- Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescL= ib.h | 3 ++- Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h = | 1 + Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h = | 14 +++++++++----- Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoCDescL= ib.c | 1 + Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c = | 18 +++++++++++++----- 5 files changed, 26 insertions(+), 11 deletions(-) diff --git a/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada= 7k8kSoCDescLib.h b/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/= Armada7k8kSoCDescLib.h index 265b4f4..345ca0a 100644 --- a/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoC= DescLib.h +++ b/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoC= DescLib.h @@ -99,7 +99,8 @@ // #define MV_SOC_UTMI_PER_CP_COUNT 2 #define MV_SOC_UTMI_ID(Utmi) (Utmi) -#define MV_SOC_UTMI_BASE(Utmi) (0x580000 + ((Utmi) * 0x1000)) +#define MV_SOC_UTMI_BASE(Utmi) (0x58000C + ((Utmi) * 0x1000)) +#define MV_SOC_UTMI_PLL_BASE 0x580000 #define MV_SOC_UTMI_CFG_BASE 0x440440 #define MV_SOC_UTMI_USB_CFG_BASE 0x440420 =20 diff --git a/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h b/Silicon/M= arvell/Include/Library/ArmadaSoCDescLib.h index da7a41e..0d568ad 100644 --- a/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h +++ b/Silicon/Marvell/Include/Library/ArmadaSoCDescLib.h @@ -226,6 +226,7 @@ ArmadaSoCDescPp2Get ( typedef struct { UINT8 UtmiPhyId; UINTN UtmiBaseAddress; + UINTN UtmiPllAddress; UINTN UtmiConfigAddress; UINTN UsbConfigAddress; } MV_SOC_UTMI_DESC; diff --git a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h b/Silicon/Marv= ell/Library/UtmiPhyLib/UtmiPhyLib.h index 8659110..11421a9 100644 --- a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h +++ b/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.h @@ -21,6 +21,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent =20 #include =20 +/* USB Configuration register */ #define UTMI_USB_CFG_DEVICE_EN_OFFSET 0 #define UTMI_USB_CFG_DEVICE_EN_MASK (0x1 << UTMI_USB_CFG_DEV= ICE_EN_OFFSET) #define UTMI_USB_CFG_DEVICE_MUX_OFFSET 1 @@ -28,9 +29,11 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #define UTMI_USB_CFG_PLL_OFFSET 25 #define UTMI_USB_CFG_PLL_MASK (0x1 << UTMI_USB_CFG_PLL= _OFFSET) =20 +/* UTMI Configuration register */ #define UTMI_PHY_CFG_PU_OFFSET 5 #define UTMI_PHY_CFG_PU_MASK (0x1 << UTMI_PHY_CFG_PU_= OFFSET) =20 +/* UTMI PLL registers */ #define UTMI_PLL_CTRL_REG 0x0 #define UTMI_PLL_CTRL_REFDIV_OFFSET 0 #define UTMI_PLL_CTRL_REFDIV_MASK (0x7f << UTMI_PLL_CTRL_R= EFDIV_OFFSET) @@ -53,7 +56,8 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #define UTMI_CALIB_CTRL_PLLCAL_DONE_OFFSET 31 #define UTMI_CALIB_CTRL_PLLCAL_DONE_MASK (0x1 << UTMI_CALIB_CTRL_= PLLCAL_DONE_OFFSET) =20 -#define UTMI_TX_CH_CTRL_REG 0xC +/* UTMI Base registers */ +#define UTMI_TX_CH_CTRL_REG 0x0 #define UTMI_TX_CH_CTRL_DRV_EN_LS_OFFSET 12 #define UTMI_TX_CH_CTRL_DRV_EN_LS_MASK (0xf << UTMI_TX_CH_CTRL_= DRV_EN_LS_OFFSET) #define UTMI_TX_CH_CTRL_IMP_SEL_LS_OFFSET 16 @@ -61,7 +65,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #define UTMI_TX_CH_CTRL_AMP_OFFSET 20 #define UTMI_TX_CH_CTRL_AMP_MASK (0x7 << UTMI_TX_CH_CTRL_= AMP_OFFSET) =20 -#define UTMI_RX_CH_CTRL0_REG 0x14 +#define UTMI_RX_CH_CTRL0_REG 0x8 #define UTMI_RX_CH_CTRL0_DISCON_THRESH_OFFSET 8 #define UTMI_RX_CH_CTRL0_DISCON_THRESH_MASK (0x3 << UTMI_RX_CH_CTRL0= _DISCON_THRESH_OFFSET) #define UTMI_RX_CH_CTRL0_SQ_DET_OFFSET 15 @@ -69,19 +73,19 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #define UTMI_RX_CH_CTRL0_SQ_ANA_DTC_OFFSET 28 #define UTMI_RX_CH_CTRL0_SQ_ANA_DTC_MASK (0x1 << UTMI_RX_CH_CTRL0= _SQ_ANA_DTC_OFFSET) =20 -#define UTMI_RX_CH_CTRL1_REG 0x18 +#define UTMI_RX_CH_CTRL1_REG 0xC #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_OFFSET 0 #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_MASK (0x7 << UTMI_RX_CH_CTRL1= _SQ_AMP_CAL_OFFSET) #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_EN_OFFSET 3 #define UTMI_RX_CH_CTRL1_SQ_AMP_CAL_EN_MASK (0x1 << UTMI_RX_CH_CTRL1= _SQ_AMP_CAL_EN_OFFSET) =20 -#define UTMI_CTRL_STATUS0_REG 0x24 +#define UTMI_CTRL_STATUS0_REG 0x18 #define UTMI_CTRL_STATUS0_SUSPENDM_OFFSET 22 #define UTMI_CTRL_STATUS0_SUSPENDM_MASK (0x1 << UTMI_CTRL_STATUS= 0_SUSPENDM_OFFSET) #define UTMI_CTRL_STATUS0_TEST_SEL_OFFSET 25 #define UTMI_CTRL_STATUS0_TEST_SEL_MASK (0x1 << UTMI_CTRL_STATUS= 0_TEST_SEL_OFFSET) =20 -#define UTMI_CHGDTC_CTRL_REG 0x38 +#define UTMI_CHGDTC_CTRL_REG 0x2C #define UTMI_CHGDTC_CTRL_VDAT_OFFSET 8 #define UTMI_CHGDTC_CTRL_VDAT_MASK (0x3 << UTMI_CHGDTC_CTRL= _VDAT_OFFSET) #define UTMI_CHGDTC_CTRL_VSRC_OFFSET 10 diff --git a/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada= 7k8kSoCDescLib.c b/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/= Armada7k8kSoCDescLib.c index 3ffd57e..91070c8 100644 --- a/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoC= DescLib.c +++ b/Silicon/Marvell/Armada7k8k/Library/Armada7k8kSoCDescLib/Armada7k8kSoC= DescLib.c @@ -409,6 +409,7 @@ ArmadaSoCDescUtmiGet ( for (Index =3D 0; Index < MV_SOC_UTMI_PER_CP_COUNT; Index++) { Desc->UtmiPhyId =3D MV_SOC_UTMI_ID (UtmiIndex); Desc->UtmiBaseAddress =3D MV_SOC_CP_BASE (CpIndex) + MV_SOC_UTMI_BAS= E (Index); + Desc->UtmiPllAddress =3D MV_SOC_CP_BASE (CpIndex) + MV_SOC_UTMI_PLL_= BASE; Desc->UtmiConfigAddress =3D MV_SOC_CP_BASE (CpIndex) + MV_SOC_UTMI_C= FG_BASE; Desc->UsbConfigAddress =3D MV_SOC_CP_BASE (CpIndex) + MV_SOC_UTMI_US= B_CFG_BASE; Desc++; diff --git a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c b/Silicon/Marv= ell/Library/UtmiPhyLib/UtmiPhyLib.c index 42f38db..ceea74a 100644 --- a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c +++ b/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c @@ -8,6 +8,7 @@ SPDX-License-Identifier: BSD-2-Clause-Patent #include "UtmiPhyLib.h" =20 typedef struct { + EFI_PHYSICAL_ADDRESS UtmiPllAddr; EFI_PHYSICAL_ADDRESS UtmiBaseAddr; EFI_PHYSICAL_ADDRESS UsbCfgAddr; EFI_PHYSICAL_ADDRESS UtmiCfgAddr; @@ -95,6 +96,7 @@ STATIC VOID UtmiPhyConfig ( IN UINT32 UtmiIndex, + IN EFI_PHYSICAL_ADDRESS UtmiPllAddr, IN EFI_PHYSICAL_ADDRESS UtmiBaseAddr, IN EFI_PHYSICAL_ADDRESS UsbCfgAddr, IN EFI_PHYSICAL_ADDRESS UtmiCfgAddr, @@ -114,10 +116,10 @@ UtmiPhyConfig ( /* Select LPFR - 0x0 for 25Mhz/5=3D5Mhz */ Mask |=3D UTMI_PLL_CTRL_SEL_LPFR_MASK; Data |=3D 0x0 << UTMI_PLL_CTRL_SEL_LPFR_OFFSET; - RegSet (UtmiBaseAddr + UTMI_PLL_CTRL_REG, Data, Mask); + RegSet (UtmiPllAddr + UTMI_PLL_CTRL_REG, Data, Mask); =20 /* Impedance Calibration Threshold Setting */ - RegSet (UtmiBaseAddr + UTMI_CALIB_CTRL_REG, + RegSet (UtmiPllAddr + UTMI_CALIB_CTRL_REG, 0x7 << UTMI_CALIB_CTRL_IMPCAL_VTH_OFFSET, UTMI_CALIB_CTRL_IMPCAL_VTH_MASK); =20 @@ -126,7 +128,7 @@ UtmiPhyConfig ( Data =3D (0x1 << UTMI_CALIB_CTRL_PLLCAL_START_OFFSET); Mask |=3D UTMI_CALIB_CTRL_IMPCAL_START_MASK; Data |=3D (0x1 << UTMI_CALIB_CTRL_IMPCAL_START_OFFSET); - RegSet (UtmiBaseAddr + UTMI_CALIB_CTRL_REG, Data, Mask); + RegSet (UtmiPllAddr + UTMI_CALIB_CTRL_REG, Data, Mask); =20 /* Set LS TX driver strength coarse control */ Mask =3D UTMI_TX_CH_CTRL_DRV_EN_LS_MASK; @@ -168,6 +170,7 @@ STATIC UINTN UtmiPhyPowerUp ( IN UINT32 UtmiIndex, + IN EFI_PHYSICAL_ADDRESS UtmiPllAddr, IN EFI_PHYSICAL_ADDRESS UtmiBaseAddr, IN EFI_PHYSICAL_ADDRESS UsbCfgAddr, IN EFI_PHYSICAL_ADDRESS UtmiCfgAddr, @@ -192,7 +195,7 @@ UtmiPhyPowerUp ( /* Delay 10ms */ MicroSecondDelay (10000); =20 - Data =3D MmioRead32 (UtmiBaseAddr + UTMI_CALIB_CTRL_REG); + Data =3D MmioRead32 (UtmiPllAddr + UTMI_CALIB_CTRL_REG); if ((Data & UTMI_CALIB_CTRL_IMPCAL_DONE_MASK) =3D=3D 0) { DEBUG((DEBUG_ERROR, "UtmiPhy: Impedance calibration is not done\n")); Status =3D EFI_D_ERROR; @@ -201,7 +204,7 @@ UtmiPhyPowerUp ( DEBUG((DEBUG_ERROR, "UtmiPhy: PLL calibration is not done\n")); Status =3D EFI_D_ERROR; } - Data =3D MmioRead32 (UtmiBaseAddr + UTMI_PLL_CTRL_REG); + Data =3D MmioRead32 (UtmiPllAddr + UTMI_PLL_CTRL_REG); if ((Data & UTMI_PLL_CTRL_PLL_RDY_MASK) =3D=3D 0) { DEBUG((DEBUG_ERROR, "UtmiPhy: PLL is not ready\n")); Status =3D EFI_D_ERROR; @@ -236,12 +239,14 @@ Cp110UtmiPhyInit ( MmioAnd32 (UtmiData->UsbCfgAddr, ~UTMI_USB_CFG_PLL_MASK); =20 UtmiPhyConfig (UtmiData->PhyId, + UtmiData->UtmiPllAddr, UtmiData->UtmiBaseAddr, UtmiData->UsbCfgAddr, UtmiData->UtmiCfgAddr, UtmiData->UtmiPhyPort); =20 Status =3D UtmiPhyPowerUp (UtmiData->PhyId, + UtmiData->UtmiPllAddr, UtmiData->UtmiBaseAddr, UtmiData->UsbCfgAddr, UtmiData->UtmiCfgAddr, @@ -292,6 +297,9 @@ UtmiPhyInit ( /* Get base address of UTMI phy */ UtmiData.UtmiBaseAddr =3D BoardDesc[Index].SoC->UtmiBaseAddress; =20 + /* Get base address of PLL registers */ + UtmiData.UtmiPllAddr =3D BoardDesc[Index].SoC->UtmiPllAddress; + /* Get usb config address */ UtmiData.UsbCfgAddr =3D BoardDesc[Index].SoC->UsbConfigAddress; =20 --=20 2.7.4 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#59699): https://edk2.groups.io/g/devel/message/59699 Mute This Topic: https://groups.io/mt/74237157/1787277 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- From nobody Sat May 11 02:58:35 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) client-ip=66.175.222.12; envelope-from=bounce+27952+59700+1787277+3901457@groups.io; helo=web01.groups.io; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+59700+1787277+3901457@groups.io ARC-Seal: i=1; a=rsa-sha256; t=1589576795; cv=none; d=zohomail.com; s=zohoarc; b=Pw3Sw2Jvey0ck9Fn1wZuQ0YZOm1XWF3b6BrH6VdKy9tc3h5c0a3sdejp//4wf+FzebyPlhM+SmB7V96nn0M/pLoc8pyx+r+BAD0WG8/6BVpRKwajpQH7qK3SFKECFC+D2zJgTPt0wgYDecbscuF0p3TZPmcWI0wjlKfF9azNuzI= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1589576795; h=Cc:Date:From:In-Reply-To:List-Id:List-Unsubscribe:Message-ID:Reply-To:References:Sender:Subject:To; bh=d/EVpTVWOfxwiCXlzl+NhqCD0yW0DfJVgfVqh1cDeYo=; b=B0FMDIR8S+F9QoTksV61SRj/64UL7cVJpprL2D9+NA36adO+me1D6wV5eAlETG+PVnFJKzrFy/xr1sbDypuC0I/qxOTG1MPv6Fih9LenMqHTXkSeIl8ZsshoWRY5dUgaGui40GIRhGA3ozFsbZjbnQ/d5P0bsxqmzy3ou+NW1g4= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+59700+1787277+3901457@groups.io Received: from web01.groups.io (web01.groups.io [66.175.222.12]) by mx.zohomail.com with SMTPS id 1589576795799692.6816326566125; Fri, 15 May 2020 14:06:35 -0700 (PDT) Return-Path: X-Received: by 127.0.0.2 with SMTP id pBIUYY1788612xOBQii3gIfR; Fri, 15 May 2020 14:06:35 -0700 X-Received: from mail-lf1-f66.google.com (mail-lf1-f66.google.com [209.85.167.66]) by mx.groups.io with SMTP id smtpd.web10.844.1589576794739759909 for ; Fri, 15 May 2020 14:06:35 -0700 X-Received: by mail-lf1-f66.google.com with SMTP id 82so2995799lfh.2 for ; Fri, 15 May 2020 14:06:34 -0700 (PDT) X-Gm-Message-State: EDTLd090ZwVyjdAyTA0R9OvHx1787277AA= X-Google-Smtp-Source: ABdhPJxlTG6CQqntxTELaJl7Ev7kuY5gBC5WFZlnWGMcdrGdsWQOc5EWPECw/gvNlshVPfatuYca6w== X-Received: by 2002:a19:7104:: with SMTP id m4mr3619277lfc.75.1589576792469; Fri, 15 May 2020 14:06:32 -0700 (PDT) X-Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id z64sm1924818lfa.50.2020.05.15.14.06.31 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Fri, 15 May 2020 14:06:31 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: ard.biesheuvel@arm.com, leif@nuviainc.com, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-devel] [edk2-platforms: PATCH v2 3/3] Marvell/Library: UtmiLib: Fix USB mux configuration Date: Fri, 15 May 2020 23:05:58 +0200 Message-Id: <1589576758-28501-4-git-send-email-mw@semihalf.com> In-Reply-To: <1589576758-28501-1-git-send-email-mw@semihalf.com> References: <1589576758-28501-1-git-send-email-mw@semihalf.com> Precedence: Bulk List-Unsubscribe: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,mw@semihalf.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=groups.io; q=dns/txt; s=20140610; t=1589576795; bh=8dWXkk+x+bmgx4CPsnJt8pmt3RW/fKSGkEknBZMPQBg=; h=Cc:Date:From:Reply-To:Subject:To; b=D89DJzptjgecRqAV3ybAnwvY/sZMvQAJBnSDVwOh3LvE+zE31kFbDaQNNiZWLHUx3xN ERM1/wuK/YcLLlt7vXzeiUoJoeUXQ0utn8SggtDjddGasjmV06JRCaY0xjU3Sb18MyQNs 5B2XMIACPd1OA37AGa+gmh0EoViR91APPn4= X-ZohoMail-DKIM: pass (identity @groups.io) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" If UTMI connected to USB Device, the MUX must be configured prior to the PHY init. Add missing register update in the relevant code. Signed-off-by: Marcin Wojtas --- Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c | 1 + 1 file changed, 1 insertion(+) diff --git a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c b/Silicon/Marv= ell/Library/UtmiPhyLib/UtmiPhyLib.c index ceea74a..8ea666b 100644 --- a/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c +++ b/Silicon/Marvell/Library/UtmiPhyLib/UtmiPhyLib.c @@ -79,6 +79,7 @@ UtmiPhyPowerDown ( } else { Data =3D 0x0 << UTMI_USB_CFG_DEVICE_EN_OFFSET; } + RegSet (UsbCfgAddr, Data, Mask); =20 /* Set Test suspendm mode */ Mask =3D UTMI_CTRL_STATUS0_SUSPENDM_MASK; --=20 2.7.4 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#59700): https://edk2.groups.io/g/devel/message/59700 Mute This Topic: https://groups.io/mt/74237159/1787277 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-