From nobody Tue Feb 10 01:16:31 2026 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of groups.io designates 66.175.222.12 as permitted sender) client-ip=66.175.222.12; envelope-from=bounce+27952+48691+1787277+3901457@groups.io; helo=web01.groups.io; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zoho.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+48691+1787277+3901457@groups.io ARC-Seal: i=1; a=rsa-sha256; t=1570686114; cv=none; d=zoho.com; s=zohoarc; b=Bi//96TjlA4TD4PIh4ZjOnCausNvz7aek0z4LZsDXNJ5Efmn1bIltEdiRY+VnDrwS2z2m8HA3imFmVngiHXvUPk4vii8mrAaKkWzJEFuhrOdgtpll1GqtOAcS3O/0QEevRVhdAaTrmg5reRuWndCEyBPRhNou0jCqYbFxG3emz4= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1570686114; h=Cc:Date:From:In-Reply-To:List-Id:List-Unsubscribe:Message-ID:Reply-To:References:Sender:Subject:To; bh=6ExdGx38mHG1iKYXsh8I+rpAma3CjJDXL36LGcHOGas=; b=Gf+PMsjgmOMbI0yPiW4+RQnwZAO5MCAv9Ke5rHp1y9UaXAlwy/wOUbXyyyL+xEuQN+ieCserSBwcFW28ZoANRb6zsVeRiOaaWEPJmJaROb565CKKFfWKMyyrDTB+Iu9ucS1b3C17cJ1r8ZelhTd0xbgR/ApmUhagVQMsATaak50= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=pass; spf=pass (zoho.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+48691+1787277+3901457@groups.io Received: from web01.groups.io (web01.groups.io [66.175.222.12]) by mx.zohomail.com with SMTPS id 1570686114534515.5801125520818; Wed, 9 Oct 2019 22:41:54 -0700 (PDT) Return-Path: X-Received: by 127.0.0.2 with SMTP id aaaaYY1788612xaaaaaaaaaa; Wed, 09 Oct 2019 22:41:54 -0700 X-Received: from mail-lf1-f67.google.com (mail-lf1-f67.google.com [209.85.167.67]) by mx.groups.io with SMTP id smtpd.web12.2515.1570686113303739297 for ; Wed, 09 Oct 2019 22:41:53 -0700 X-Received: by mail-lf1-f67.google.com with SMTP id w6so3384738lfl.2 for ; Wed, 09 Oct 2019 22:41:53 -0700 (PDT) X-Gm-Message-State: aaaaaaaaaaaaaaaaaaaaaaaax1787277AA= X-Google-Smtp-Source: APXvYqyxT6Dgq2Mw/K5d+bqwgXDKjubtVZW3RRz66/0WtE4kEAQJEbvEdDAB9laAZckV5NV4aZduxg== X-Received: by 2002:a05:6512:74:: with SMTP id i20mr4520065lfo.97.1570686111267; Wed, 09 Oct 2019 22:41:51 -0700 (PDT) X-Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id w27sm950028ljd.55.2019.10.09.22.41.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 09 Oct 2019 22:41:50 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com Subject: [edk2-devel] [edk2-non-osi: PATCH 2/3] Marvell/Cn9131Db: Add DeviceTree Date: Thu, 10 Oct 2019 07:41:17 +0200 Message-Id: <1570686078-25140-3-git-send-email-mw@semihalf.com> In-Reply-To: <1570686078-25140-1-git-send-email-mw@semihalf.com> References: <1570686078-25140-1-git-send-email-mw@semihalf.com> Precedence: Bulk List-Unsubscribe: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,mw@semihalf.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=groups.io; q=dns/txt; s=20140610; t=1570686114; bh=MN6OhjM+Xklf84dV7IWBqZ54QIDaOv2bfzmbw2VEGLI=; h=Cc:Date:From:Reply-To:Subject:To; b=itq7kCgv1G0nYoMgdgc3sus6Lzb/IVCHoTdIE2Pcp5xiTb9Pp4r2CeVJVtcquafrs9P a8be2e0ukOstfHh/TRAYnI8W8JwSKCcoCutHpm6RI3VaRE/FlszNKxSI8fNjqeOla1CeM nU2ii/V45wRSDUkyVFN8Mo+cjtdTByl4gI0= X-ZohoMail-DKIM: pass (identity @groups.io) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" This patch adjusts the top device tree for the CN9131 development board (variant A), based on the sources which are common for the Cn913x SoCs. Also an .inf file is added to allow its compilation. Signed-off-by: Marcin Wojtas --- Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf | 22 ++++++++++++++= +++ Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi | 26 +++++++++++---= ------ 2 files changed, 36 insertions(+), 12 deletions(-) create mode 100644 Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf diff --git a/Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf b/Silico= n/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf new file mode 100644 index 0000000..8108197 --- /dev/null +++ b/Silicon/Marvell/OcteonTx/DeviceTree/T91/Cn9131DbA.inf @@ -0,0 +1,22 @@ +## @file +# +# Device tree description of the Marvell CN9130-DB-A platform +# +# Copyright (c) 2019, Marvell International Ltd. All rights reserved. +# +# SPDX-License-Identifier: BSD-2-Clause-Patent +# +## + +[Defines] + INF_VERSION =3D 0x0001001B + BASE_NAME =3D Cn9131DbADeviceTree + FILE_GUID =3D 25462CDA-221F-47DF-AC1D-259CFAA4E326 # gDtPlatformDef= aultDtbFileGuid + MODULE_TYPE =3D USER_DEFINED + VERSION_STRING =3D 1.0 + +[Sources] + cn9131-db-A.dts + +[Packages] + MdePkg/MdePkg.dec diff --git a/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi b/Silic= on/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi index c8e425a..9c9dfb6 100644 --- a/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi +++ b/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9131-db.dtsi @@ -6,15 +6,23 @@ */ =20 #undef CP110_NUM -#undef CP110_PCIE_MEM_SIZE +#undef CP110_NAME +#undef CP110_BASE +#undef CP110_PCIE0_BASE +#undef CP110_PCIE1_BASE +#undef CP110_PCIE2_BASE #undef CP110_PCIEx_CPU_MEM_BASE -#undef CP110_PCIEx_BUS_MEM_BASE +#undef CP110_PCIEx_MEM_BASE =20 /* CP110-1 Settings */ +#define CP110_NAME cp1 #define CP110_NUM 1 -#define CP110_PCIE_MEM_SIZE(iface) (0xf00000) -#define CP110_PCIEx_CPU_MEM_BASE(iface) (0xe2000000 + (iface) * 0x1= 000000) -#define CP110_PCIEx_BUS_MEM_BASE(iface) (CP110_PCIEx_CPU_MEM_BASE(i= face)) +#define CP110_BASE f4000000 +#define CP110_PCIE0_BASE f4600000 +#define CP110_PCIE1_BASE f4620000 +#define CP110_PCIE2_BASE f4640000 +#define CP110_PCIEx_CPU_MEM_BASE(iface) (0xe2000000 + (iface) * 0x1000000) +#define CP110_PCIEx_MEM_BASE(iface) (CP110_PCIEx_CPU_MEM_BASE(iface)) =20 #include "armada-cp110.dtsi" =20 @@ -93,12 +101,6 @@ =20 &cp1_sata0 { status =3D "okay"; - /* CON32 */ - sata-port@1 { - status =3D "okay"; - /* Generic PHY, providing serdes lanes */ - phys =3D <&cp1_comphy5 1>; - }; }; =20 /* U24 */ @@ -138,7 +140,7 @@ =20 &cp1_syscon0 { cp1_pinctrl: pinctrl { - compatible =3D "marvell,cp115-standalone-pinctrl"; + compatible =3D "marvell,armada-7k-pinctrl"; =20 cp1_i2c0_pins: cp1-i2c-pins-0 { marvell,pins =3D "mpp37", "mpp38"; --=20 2.7.4 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#48691): https://edk2.groups.io/g/devel/message/48691 Mute This Topic: https://groups.io/mt/34471893/1787277 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-