From nobody Mon Apr 29 12:45:19 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of groups.io designates 66.175.222.12 as permitted sender) client-ip=66.175.222.12; envelope-from=bounce+27952+40890+1787277+3901457@groups.io; helo=web01.groups.io; Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zoho.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+40890+1787277+3901457@groups.io ARC-Seal: i=1; a=rsa-sha256; t=1558079932; cv=none; d=zoho.com; s=zohoarc; b=A5baYZlmp3iSOS4+zs9gLmSIkvTBjSWrARQprwxbY0njoqQOyGiVjyO0q277kmOlpnNLkvBganRzX40GmWrOPecL1SdISm9TWogE/R03w0V6gRdoalsBSaJH6B0V4CnG7qhCBuvi1HDUOcC/yxbE0FNixSmxUZMn3yU0bMjjOhw= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zoho.com; s=zohoarc; t=1558079932; h=Cc:Date:From:List-Id:List-Unsubscribe:Message-ID:Reply-To:Sender:Subject:To:ARC-Authentication-Results; bh=GAZhf4YH8VbvXF1Afbd/DVWOAowsYAnTP9kOjm/XeJI=; b=DT1DwyepFT1l7P3+CjvtF+Gy4zY6w+8IEK/u+OOOdFqTL3CrcKxXCc5CU4kIkE/PiHZIyD5y3PJ5OmU6Gk+oiFxbr5/fIFPuaHWuWRxCa9CHMB3gw5AXAInvZVExGmKoKCuNKaWSB5HmQ6F14XrGsLaXpMostIc9SH+43Pdxg7E= ARC-Authentication-Results: i=1; mx.zoho.com; dkim=pass; spf=pass (zoho.com: domain of groups.io designates 66.175.222.12 as permitted sender) smtp.mailfrom=bounce+27952+40890+1787277+3901457@groups.io Received: from web01.groups.io (web01.groups.io [66.175.222.12]) by mx.zohomail.com with SMTPS id 1558079932688834.3785866102503; Fri, 17 May 2019 00:58:52 -0700 (PDT) Return-Path: X-Received: from mail-lf1-f67.google.com (mail-lf1-f67.google.com [209.85.167.67]) by groups.io with SMTP; Fri, 17 May 2019 00:58:51 -0700 X-Received: by mail-lf1-f67.google.com with SMTP id q17so4648534lfo.4 for ; Fri, 17 May 2019 00:58:50 -0700 (PDT) X-Gm-Message-State: APjAAAVIFsu5tY050OF95bUZ8VXZknmw7dxn1hmP8N8U8IeCj7P4xVOy rR760/KQ4OgzNe+Fz9Ta7e7yPJBysYEtFQ== X-Google-Smtp-Source: APXvYqzOYxa6EAx+Hng/fegN6jXY3ZQ9rxirfUZJr5uLBY8zPcgtTLBTJL6gDR4+Jd1hIMdE2zaoiA== X-Received: by 2002:a19:f703:: with SMTP id z3mr25963772lfe.1.1558079928326; Fri, 17 May 2019 00:58:48 -0700 (PDT) X-Received: from gilgamesh.semihalf.com (31-172-191-173.noc.fibertech.net.pl. [31.172.191.173]) by smtp.gmail.com with ESMTPSA id h25sm1310883lja.41.2019.05.17.00.58.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 17 May 2019 00:58:47 -0700 (PDT) From: "Marcin Wojtas" To: devel@edk2.groups.io Cc: leif.lindholm@linaro.org, ard.biesheuvel@linaro.org, mw@semihalf.com, jsd@semihalf.com, jaz@semihalf.com, kostap@marvell.com, Jici.Gao@arm.com Subject: [edk2-devel] [edk2-platforms: PATCH] Marvell/Armada7k8k: Introduce SMBIOS/DMI support Date: Fri, 17 May 2019 09:58:27 +0200 Message-Id: <1558079907-5168-1-git-send-email-mw@semihalf.com> Precedence: Bulk List-Unsubscribe: Sender: devel@edk2.groups.io List-Id: Mailing-List: list devel@edk2.groups.io; contact devel+owner@edk2.groups.io Reply-To: devel@edk2.groups.io,mw@semihalf.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=groups.io; q=dns/txt; s=20140610; t=1558079932; bh=Oom3Xsq2H7qIyk6CDKxLSEFsJ7Bs7MdGK6ux+R1bD4I=; h=Cc:Date:From:Reply-To:Subject:To; b=Ka/WBLs7ELooBgeH5c25e8hd53lT1D1ywgTgbv1gtyd0+U8maQSxQvkeZNzOjgWcNxd Z4JIqgMXiEVAiR7hTddr8kZcTBbn3/7nom25mF9vq5pe/a78a0g9DVyZRSDzKbtB09VME HpTs/xsjwEOEJwqwb4S7yf2C6ADamyGM67o= X-ZohoMail-DKIM: pass (identity @groups.io) Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Fill in the basic requirements of the SMBIOS specification by specifying the minimum required structures. The basic fixup is performed. CPU/DRAM frequency is obtained via SampleAtResetlib and the DRAM size is calculated from the information stored in the HOB list. Add new Armada SmbiosPlatformDxe and MdeModulePkg/SmbiosDxe to the build and firmware image. With these changes, the EFI BDS, EFI shell, and Linux dmidecode command return useful information. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Marcin Wojtas --- Hi, I push the support as a single patch. I plan to add more detailed fixup, using BoardDescProtocol, but I'll add it after PCIE is merged. In order to ease review, the patch is available in the github: https://github.com/MarvellEmbeddedProcessors/edk2-open-platform/commits/smb= ios-upstream-r20190517 Looking forward to your comments. Best regards, Marcin Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc | 9 + Silicon/Marvell/Armada7k8k/Armada7k8k.fdf | 4 + Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.inf | 60 ++ Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c | 787 ++++= ++++++++++++++++ 4 files changed, 860 insertions(+) create mode 100644 Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatfor= mDxe.inf create mode 100644 Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatfor= mDxe.c diff --git a/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc b/Silicon/Marvel= l/Armada7k8k/Armada7k8k.dsc.inc index 3c685b3..0c13045 100644 --- a/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc +++ b/Silicon/Marvell/Armada7k8k/Armada7k8k.dsc.inc @@ -395,6 +395,11 @@ gMarvellTokenSpaceGuid.PcdOpTeeRegionBase|0x4400000 gMarvellTokenSpaceGuid.PcdOpTeeRegionSize|0x1000000 =20 + # SMBIOS/DMI + gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosDocRev|0x0 + gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosEntryPointProvideMethod|0x2 + gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosVersion|0x0300 + # TRNG gMarvellTokenSpaceGuid.PcdEip76TrngBaseAddress|0xF2760000 =20 @@ -619,6 +624,10 @@ ShellPkg/DynamicCommand/TftpDynamicCommand/TftpDynamicCommand.inf !endif #$(INCLUDE_TFTP_COMMAND) =20 + # SMBIOS/DMI + MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf + Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.inf + [Components.AARCH64] # # Generic ACPI modules diff --git a/Silicon/Marvell/Armada7k8k/Armada7k8k.fdf b/Silicon/Marvell/Ar= mada7k8k/Armada7k8k.fdf index 2f4b810..1fbc744 100644 --- a/Silicon/Marvell/Armada7k8k/Armada7k8k.fdf +++ b/Silicon/Marvell/Armada7k8k/Armada7k8k.fdf @@ -221,6 +221,10 @@ FvNameGuid =3D 5eda4200-2c5f-43cb-9da3-0baf74b= 1b30c # DTB INF EmbeddedPkg/Drivers/DtPlatformDxe/DtPlatformDxe.inf =20 + # SMBIOS/DMI + INF MdeModulePkg/Universal/SmbiosDxe/SmbiosDxe.inf + INF Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.inf + !if $(ARCH) =3D=3D AARCH64 # ACPI support INF MdeModulePkg/Universal/Acpi/AcpiPlatformDxe/AcpiPlatformDxe.inf diff --git a/Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.in= f b/Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.inf new file mode 100644 index 0000000..b81cac9 --- /dev/null +++ b/Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.inf @@ -0,0 +1,60 @@ +#/** @file +# SMBIOS Table for ARM platform +# +# Copyright (c) 2013, Linaro Ltd. All rights reserved.
+# Copyright (c) 2018, Marvell International Ltd. and its affiliates +# +# This program and the accompanying materials +# are licensed and made available under the terms and conditions of the B= SD License +# which accompanies this distribution. The full text of the license may = be found at +# http://opensource.org/licenses/bsd-license.php +# +# THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, +# WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IM= PLIED. +# +#**/ + +[Defines] + INF_VERSION =3D 0x0001001B + BASE_NAME =3D SmbiosPlatformDxe + FILE_GUID =3D 1c5028a4-3bd0-43cf-9e56-b450584dc22b + MODULE_TYPE =3D DXE_DRIVER + VERSION_STRING =3D 1.0 + ENTRY_POINT =3D SmbiosPlatformDriverEntryPoint + +[Sources] + SmbiosPlatformDxe.c + +[Packages] + ArmPkg/ArmPkg.dec + ArmPlatformPkg/ArmPlatformPkg.dec + MdeModulePkg/MdeModulePkg.dec + MdePkg/MdePkg.dec + Silicon/Marvell/Marvell.dec + +[LibraryClasses] + ArmLib + BaseLib + BaseMemoryLib + DebugLib + HobLib + IoLib + MemoryAllocationLib + PcdLib + SampleAtResetLib + UefiBootServicesTableLib + UefiDriverEntryPoint + +[Guids] + gEfiGlobalVariableGuid + +[FixedPcd] + gArmTokenSpaceGuid.PcdSystemMemoryBase + gArmTokenSpaceGuid.PcdSystemMemorySize + gEfiMdeModulePkgTokenSpaceGuid.PcdFirmwareRevision + +[Protocols] + gEfiSmbiosProtocolGuid # PROTOCOL ALWAYS_CONSUMED + +[Depex] + gEfiSmbiosProtocolGuid diff --git a/Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c = b/Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c new file mode 100644 index 0000000..5d45c92 --- /dev/null +++ b/Silicon/Marvell/Drivers/SmbiosPlatformDxe/SmbiosPlatformDxe.c @@ -0,0 +1,787 @@ +/** @file + This driver installs SMBIOS information for Marvell Armada platforms + + Copyright (c) 2015, ARM Limited. All rights reserved. + Copyright (c) 2018, Marvell International Ltd. and its affiliates + + This program and the accompanying materials + are licensed and made available under the terms and conditions of the BS= D License + which accompanies this distribution. The full text of the license may b= e found at + http://opensource.org/licenses/bsd-license.php + + THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN "AS IS" BASIS, + WITHOUT WARRANTIES OR REPRESENTATIONS OF ANY KIND, EITHER EXPRESS OR IMP= LIED. + +**/ +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +#include + +#include +#include + +// +// SMBIOS tables often reference each other using +// fixed constants, define a list of these constants +// for our hardcoded tables +// +enum SMBIOS_REFRENCE_HANDLES { + SMBIOS_HANDLE_A53_L1I =3D 0x1000, + SMBIOS_HANDLE_A53_L1D, + SMBIOS_HANDLE_A53_L2, + SMBIOS_HANDLE_A72_L1I, + SMBIOS_HANDLE_A72_L2, + SMBIOS_HANDLE_A72_L3, + SMBIOS_HANDLE_MOTHERBOARD, + SMBIOS_HANDLE_CHASSIS, + SMBIOS_HANDLE_A72_CLUSTER, + SMBIOS_HANDLE_MEMORY, + SMBIOS_HANDLE_DIMM +}; + +// +// Type definition and contents of the default SMBIOS table. +// This table covers only the minimum structures required by +// the SMBIOS specification (section 6.2, version 3.0) +// + +// BIOS information (section 7.1) +STATIC SMBIOS_TABLE_TYPE0 mArmadaDefaultType0 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_BIOS_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE0), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 1, // SMBIOS_TABLE_STRING Vendor + 2, // SMBIOS_TABLE_STRING BiosVersion + 0xE800,// UINT16 BiosSegment + 3, // SMBIOS_TABLE_STRING BiosReleaseDate + 0, // UINT8 BiosSize + { + 0,0,0,0,0,0, + 1, //PCI supported + 0, + 1, //PNP supported + 0, + 1, //BIOS upgradable + 0, 0, 0, + 0, //Boot from CD + 1, //selectable boot + }, // MISC_BIOS_CHARACTERISTICS BiosCharacteristics + { // BIOSCharacteristicsExtensionBytes[2] + 0x3, + 0xC, + }, + 0, // UINT8 SystemBiosMajorRelease + 0, // UINT8 SystemBiosMinorRelease + 0xFF, // UINT8 EmbeddedControllerFirmwareMajorRelea= se + 0xFF, // UINT8 EmbeddedControllerFirmwareMinorRelea= se +}; + +STATIC CHAR8 CONST *mArmadaDefaultType0Strings[] =3D { + "EFI Development Kit II / Marvell\0", /* Vendor */ + "EDK II\0", /* BiosVersion */ + __DATE__"\0", /* BiosReleaseDate */ + NULL +}; + +// System information (section 7.2) +STATIC SMBIOS_TABLE_TYPE1 mArmadaDefaultType1 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_SYSTEM_INFORMATION, + sizeof (SMBIOS_TABLE_TYPE1), + SMBIOS_HANDLE_PI_RESERVED, + }, + 1, //Manufacturer + 2, //Product Name + 3, //Version + 4, //Serial + { 0x97c93925, 0x1273, 0x4f03, { 0x9f,0x75,0x2f,0x2b,0x7e,0xd1,0x94,0x80 = }}, //UUID + 6, //Wakeup type + 0, //SKU + 0, //Family +}; + +STATIC CHAR8 CONST *mArmadaDefaultType1Strings[] =3D { + "Marvell\0", /* Manufacturer */ + "Armada 7k/8k Family Board\0", /* Product Name placeholder*/ + "Revision unknown\0", /* Version placeholder */ + " \0", /* 20 character buffer */ + NULL +}; + +// Baseboard (section 7.3) +STATIC SMBIOS_TABLE_TYPE2 mArmadaDefaultType2 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_BASEBOARD_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE2), // UINT8 Length + SMBIOS_HANDLE_MOTHERBOARD, + }, + 1, //Manufacturer + 2, //Product Name + 3, //Version + 4, //Serial + 0, //Asset tag + {1}, //motherboard, not replaceable + 5, //location of board + SMBIOS_HANDLE_CHASSIS, + BaseBoardTypeMotherBoard, + 1, + {SMBIOS_HANDLE_A72_CLUSTER}, +}; + +STATIC CHAR8 CONST *mArmadaDefaultType2Strings[] =3D { + "Marvell\0", /* Manufacturer */ + "Armada 7k/8k Family Board\0", /* Product Name placeholder*/ + "Revision unknown\0", /* Version placeholder */ + "Serial Not Set\0", /* Serial */ + "Base of Chassis\0", /* Board location */ + NULL +}; + +// Enclosure +STATIC SMBIOS_TABLE_TYPE3 mArmadaDefaultType3 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_SYSTEM_ENCLOSURE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE3), // UINT8 Length + SMBIOS_HANDLE_CHASSIS, + }, + 1, //Manufacturer + 2, //enclosure type + 2, //version + 3, //serial + 0, //asset tag + ChassisStateUnknown, //boot chassis state + ChassisStateSafe, //power supply state + ChassisStateSafe, //thermal state + ChassisSecurityStatusNone, //security state + {0,0,0,0,}, //OEM defined + 1, //1U height + 1, //number of power cords + 0, //no contained elements +}; + +STATIC CHAR8 CONST *mArmadaDefaultType3Strings[] =3D { + "Marvell\0", /* Manufacturer */ + "Revision unknown\0", /* Version placeholder */ + "Serial Not Set\0", /* Serial */ + NULL +}; + +// Processor +STATIC SMBIOS_TABLE_TYPE4 mArmadaDefaultType4 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_PROCESSOR_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE4), // UINT8 Length + SMBIOS_HANDLE_A72_CLUSTER, + }, + 1, //socket type + 3, //processor type CPU + ProcessorFamilyIndicatorFamily2, //processor family, acquire from field2 + 2, //manufactuer + {{0,},{0.}}, //processor id + 3, //version + {0,0,0,0,0,1}, //voltage + 0, //external clock + 2000, //max speed + 0, //current speed - requires update + 0x41, //status + ProcessorUpgradeOther, + SMBIOS_HANDLE_A72_L1I, //l1 cache handle + SMBIOS_HANDLE_A72_L2, //l2 cache handle + SMBIOS_HANDLE_A72_L3, //l3 cache handle + 0, //serial not set + 0, //asset not set + 4, //part number + 4, //core count in socket + 4, //enabled core count in socket + 0, //threads per socket + 0xEC, //processor characteristics + ProcessorFamilyARM, //ARMADA core +}; + +STATIC CHAR8 CONST *mArmadaDefaultType4Strings[] =3D { + "Socket type unknown \0", /* Socket type placeholder */ + "Marvell\0", /* manufactuer */ + "Cortex-A72\0", /* processor description */ + "0xd08\0", /* A72 part number */ + NULL +}; + +// Cache +STATIC SMBIOS_TABLE_TYPE7 mArmadaDefaultType7_a72_l1i =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_CACHE_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE7), // UINT8 Length + SMBIOS_HANDLE_A72_L1I, + }, + 1, + 0x380, //L1 enabled, unknown WB + 48, //48k i cache max + 48, //48k installed + {0,1}, //SRAM type + {0,1}, //SRAM type + 0, //speed unknown + CacheErrorParity, //parity checking + CacheTypeInstruction, //instruction cache + CacheAssociativityOther, //three way +}; + +STATIC SMBIOS_TABLE_TYPE7 mArmadaDefaultType7_a72_l2 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_CACHE_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE7), // UINT8 Length + SMBIOS_HANDLE_A72_L2, + }, + 3, + 0x181, //L2 enabled, WB + 512, //512k d cache max + 512, //512k installed + {0,1}, //SRAM type + {0,1}, //SRAM type + 0, //speed unknown + CacheErrorSingleBit, //ECC checking + CacheTypeUnified, //instruction cache + CacheAssociativity16Way, //16 way associative +}; + +STATIC SMBIOS_TABLE_TYPE7 mArmadaDefaultType7_a72_l3 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_CACHE_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE7), // UINT8 Length + SMBIOS_HANDLE_A72_L3, + }, + 4, + 0x182, //L3 enabled, WB + 1024, //1M cache max + 1024, //1M installed + {0,1}, //SRAM type + {0,1}, //SRAM type + 0, //speed unknown + CacheErrorSingleBit, //ECC checking + CacheTypeUnified, //instruction cache + CacheAssociativity8Way, //8 way associative +}; + +STATIC CONST CHAR8 *mArmadaDefaultType7Strings[] =3D { + "L1 Instruction\0", /* L1I */ + "L1 Data\0", /* L1D */ + "L2\0", /* L2 */ + "L3\0", /* L3 */ + NULL +}; + +// Slots +STATIC SMBIOS_TABLE_TYPE9 mArmadaDefaultType9_0 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_INACTIVE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE9), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 1, // CP0 PCIE0 + SlotTypePciExpressGen2X1, + SlotDataBusWidth1X, + SlotUsageUnknown, + SlotLengthShort, + 0, + {1}, //Unknown + {1,0,1}, //PME and SMBUS + 0, + 0, + 1, +}; + +STATIC SMBIOS_TABLE_TYPE9 mArmadaDefaultType9_1 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_INACTIVE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE9), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 2, // CP0 PCIE1 + SlotTypePciExpressGen2X1, + SlotDataBusWidth1X, + SlotUsageUnknown, + SlotLengthShort, + 0, + {1}, + {1,0,1}, //PME and SMBUS + 0, + 0, + 2, +}; + +STATIC SMBIOS_TABLE_TYPE9 mArmadaDefaultType9_2 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_INACTIVE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE9), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 3, // CP0 PCIE2 + SlotTypePciExpressGen2X1, + SlotDataBusWidth1X, + SlotUsageUnknown, + SlotLengthShort, + 0, + {1}, + {1,0,1}, //PME and SMBUS + 0, + 0, + 3, +}; + +STATIC SMBIOS_TABLE_TYPE9 mArmadaDefaultType9_3 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_INACTIVE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE9), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 4, // CP1 PCIE0 + SlotTypePciExpressGen2X1, + SlotDataBusWidth1X, + SlotUsageUnknown, + SlotLengthShort, + 0, + {1}, + {1,0,1}, //PME and SMBUS + 0, + 0, + 0xc, +}; + +STATIC SMBIOS_TABLE_TYPE9 mArmadaDefaultType9_4 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_INACTIVE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE9), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 5, // CP1 PCIE1 + SlotTypePciExpressGen2X1, + SlotDataBusWidth1X, + SlotUsageUnknown, + SlotLengthShort, + 0, + {1}, + {1,0,1}, //PME and SMBUS + 0, + 0, + 0xc, +}; + +STATIC SMBIOS_TABLE_TYPE9 mArmadaDefaultType9_5 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_INACTIVE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE9), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 6, // CP1 PCIE2 + SlotTypePciExpressGen2X1, + SlotDataBusWidth1X, + SlotUsageUnknown, + SlotLengthShort, + 0, + {1}, + {1,0,1}, //PME and SMBUS + 0, + 0, + 0xc, +}; + +STATIC CHAR8 CONST *mArmadaDefaultType9Strings[] =3D { + "PCIE0 CP0\0", /* Slot0 */ + "PCIE1 CP0\0", /* Slot1 */ + "PCIE2 CP0\0", /* Slot2 */ + "PCIE0 CP1\0", /* Slot3 */ + "PCIE1 CP1\0", /* Slot4 */ + "PCIE2 CP1\0", /* Slot5 */ + NULL +}; + +// Memory array +STATIC SMBIOS_TABLE_TYPE16 mArmadaDefaultType16 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_PHYSICAL_MEMORY_ARRAY, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE16), // UINT8 Length + SMBIOS_HANDLE_MEMORY, + }, + MemoryArrayLocationSystemBoard, //on motherboard + MemoryArrayUseSystemMemory, //system RAM + MemoryErrorCorrectionNone, //ECC RAM + 0x1000000, //16GB + 0xFFFE, //No error information structure + 0x1, //soldered memory +}; + +STATIC CHAR8 CONST *mArmadaDefaultType16Strings[] =3D { + NULL +}; + +// Memory device +STATIC SMBIOS_TABLE_TYPE17 mArmadaDefaultType17 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_MEMORY_DEVICE, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE17), // UINT8 Length + SMBIOS_HANDLE_DIMM, + }, + SMBIOS_HANDLE_MEMORY, //array to which this module belongs + 0xFFFE, //no errors + 64, //single DIMM, no ECC is 64bits (for ecc this would be 72) + 32, //data width of this device (32-bits) + 0, //Memory size obtained dynamically + MemoryFormFactorRowOfChips, //Memory factor + 0, //Not part of a set + 1, //Right side of board + 2, //Bank 0 + MemoryTypeDdr4, //DDR4 + {0,0,0,0,0,0,0,0,0,0,0,0,0,0,1}, //unbuffered + 0, //DRAM speed - requires update + 0, //varies between diffrent production runs + 0, //serial + 0, //asset tag + 0, //part number + 0, //rank +}; + +STATIC CHAR8 CONST *mArmadaDefaultType17Strings[] =3D { + "RIGHT SIDE\0", /* location */ + "BANK 0\0", /* bank description */ + NULL +}; + +// +// Memory array mapped address, this structure +// is overridden by SmbiosInstallMemoryStructure. +// +STATIC SMBIOS_TABLE_TYPE19 mArmadaDefaultType19 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_MEMORY_ARRAY_MAPPED_ADDRESS, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE19), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + 0xFFFFFFFF, //invalid, look at extended addr field + 0xFFFFFFFF, + SMBIOS_HANDLE_DIMM, //handle + 1, + 0x080000000, //starting addr of first 2GB + 0x100000000, //ending addr of first 2GB +}; + +// System boot infomArmadaDefaultType4. +STATIC SMBIOS_TABLE_TYPE32 mArmadaDefaultType32 =3D { + { // SMBIOS_STRUCTURE Hdr + EFI_SMBIOS_TYPE_SYSTEM_BOOT_INFORMATION, // UINT8 Type + sizeof (SMBIOS_TABLE_TYPE32), // UINT8 Length + SMBIOS_HANDLE_PI_RESERVED, + }, + {0, 0, 0, 0, 0, 0}, //reserved + BootInformationStatusNoError, +}; + +STATIC CHAR8 CONST *mArmadaDefaultType32Strings[] =3D { + NULL +}; + +STATIC CONST VOID *DefaultCommonTables[][2] =3D +{ + { &mArmadaDefaultType0, mArmadaDefaultType0Strings }, + { &mArmadaDefaultType1, mArmadaDefaultType1Strings }, + { &mArmadaDefaultType2, mArmadaDefaultType2Strings }, + { &mArmadaDefaultType3, mArmadaDefaultType3Strings }, + { &mArmadaDefaultType4, mArmadaDefaultType4Strings }, + { &mArmadaDefaultType7_a72_l1i, mArmadaDefaultType7Strings }, + { &mArmadaDefaultType7_a72_l2, mArmadaDefaultType7Strings }, + { &mArmadaDefaultType7_a72_l3, mArmadaDefaultType7Strings }, + { &mArmadaDefaultType9_0, mArmadaDefaultType9Strings }, + { &mArmadaDefaultType9_1, mArmadaDefaultType9Strings }, + { &mArmadaDefaultType9_2, mArmadaDefaultType9Strings }, + { &mArmadaDefaultType9_3, mArmadaDefaultType9Strings }, + { &mArmadaDefaultType9_4, mArmadaDefaultType9Strings }, + { &mArmadaDefaultType9_5, mArmadaDefaultType9Strings }, + { &mArmadaDefaultType16, mArmadaDefaultType16Strings }, + { &mArmadaDefaultType17, mArmadaDefaultType17Strings }, + { &mArmadaDefaultType32, mArmadaDefaultType32Strings }, + { NULL, NULL }, +}; + +/** + + Create SMBIOS record. + + Converts a fixed SMBIOS structure and an array of pointers to strings in= to + an SMBIOS record where the strings are cat'ed on the end of the fixed re= cord + and terminated via a double NULL and add to SMBIOS table. + + SMBIOS_TABLE_TYPE32 gSmbiosType12 =3D { + { EFI_SMBIOS_TYPE_SYSTEM_CONFIGURATION_OPTIONS, sizeof (SMBIOS_TABLE_T= YPE12), 0 }, + 1 // StringCount + }; + + CHAR8 *gSmbiosType12Strings[] =3D { + "Not Found", + NULL + }; + + ... + + LogSmbiosData ( + (EFI_SMBIOS_TABLE_HEADER*)&gSmbiosType12, + gSmbiosType12Strings + ); + + @param Smbios SMBIOS protocol + @param Template Fixed SMBIOS structure, required. + @param StringArray Array of strings to convert to an SMBIOS string pack. + NULL is OK. +**/ +STATIC +EFI_STATUS +EFIAPI +LogSmbiosData ( + IN EFI_SMBIOS_PROTOCOL *Smbios, + IN EFI_SMBIOS_TABLE_HEADER *Template, + IN CONST CHAR8 * CONST *StringPack + ) +{ + EFI_STATUS Status; + EFI_SMBIOS_TABLE_HEADER *Record; + UINTN Index; + UINTN StringSize; + UINTN Size; + CHAR8 *Str; + + + // Calculate the size of the fixed record and optional string pack + Size =3D Template->Length; + if (StringPack =3D=3D NULL) { + // At least a double null is required + Size +=3D 2; + } else { + for (Index =3D 0; StringPack[Index] !=3D NULL; Index++) { + StringSize =3D AsciiStrSize (StringPack[Index]); + Size +=3D StringSize; + } + if (StringPack[0] =3D=3D NULL) { + // At least a double null is required + Size +=3D 1; + } + + // Don't forget the terminating double null + Size +=3D 1; + } + + // Copy over Template + Record =3D (EFI_SMBIOS_TABLE_HEADER *)AllocateZeroPool (Size); + if (Record =3D=3D NULL) { + return EFI_OUT_OF_RESOURCES; + } + CopyMem (Record, Template, Template->Length); + + // Append string pack + Str =3D ((CHAR8 *)Record) + Record->Length; + for (Index =3D 0; StringPack[Index] !=3D NULL; Index++) { + StringSize =3D AsciiStrSize (StringPack[Index]); + CopyMem (Str, StringPack[Index], StringSize); + Str +=3D StringSize; + } + *Str =3D 0; + + Status =3D Smbios->Add (Smbios, + NULL, + &Record->Handle, + Record); + ASSERT_EFI_ERROR (Status); + + FreePool (Record); + + return Status; +} + +/** + Installs a memory descriptor (type19) for the given address range + + @param Smbios SMBIOS protocol + +**/ +EFI_STATUS +SmbiosInstallMemoryStructure ( + IN EFI_SMBIOS_PROTOCOL *Smbios, + IN UINT64 StartingAddress, + IN UINT64 RegionLength + ) +{ + EFI_SMBIOS_HANDLE SmbiosHandle; + SMBIOS_TABLE_TYPE19 MemoryDescriptor; + EFI_STATUS Status =3D EFI_SUCCESS; + + CopyMem (&MemoryDescriptor, + &mArmadaDefaultType19, + sizeof (SMBIOS_TABLE_TYPE19)); + + MemoryDescriptor.ExtendedStartingAddress =3D StartingAddress; + MemoryDescriptor.ExtendedEndingAddress =3D StartingAddress + RegionLengt= h; + SmbiosHandle =3D MemoryDescriptor.Hdr.Handle; + + Status =3D Smbios->Add (Smbios, + NULL, + &SmbiosHandle, + (EFI_SMBIOS_TABLE_HEADER*) &MemoryDescriptor); + + return Status; +} + +/** + Install a whole table worth of structructures + + @parm +**/ +EFI_STATUS +SmbiosInstallStructures ( + IN EFI_SMBIOS_PROTOCOL *Smbios, + IN CONST VOID *DefaultTables[][2] + ) +{ + EFI_STATUS Status =3D EFI_SUCCESS; + INTN TableEntry; + + for (TableEntry =3D 0; DefaultTables[TableEntry][0] !=3D NULL; TableEn= try++) { + // Omit disabled tables + if (((EFI_SMBIOS_TABLE_HEADER *)DefaultTables[TableEntry][0])->Type = =3D=3D + EFI_SMBIOS_TYPE_INACTIVE) { + continue; + } + + Status =3D LogSmbiosData (Smbios, + ((EFI_SMBIOS_TABLE_HEADER *)DefaultTables[TableEntry][0]), + DefaultTables[TableEntry][1]); + if (EFI_ERROR (Status)) + break; + } + + return Status; +} + +/** + Update memory information basing on the HOB list. + + @param Smbios SMBIOS protocol + +**/ +STATIC +EFI_STATUS +SmbiosMemoryInstall ( + IN EFI_SMBIOS_PROTOCOL *Smbios + ) +{ + EFI_PEI_HOB_POINTERS Hob; + UINT64 MemorySize =3D 0; + EFI_STATUS Status; + + // + // Get the HOB list for processing + // + Hob.Raw =3D GetHobList (); + + // + // Collect memory ranges + // + while (!END_OF_HOB_LIST (Hob)) { + if (Hob.Header->HobType =3D=3D EFI_HOB_TYPE_RESOURCE_DESCRIPTOR) { + if (Hob.ResourceDescriptor->ResourceType =3D=3D EFI_RESOURCE_SYSTEM_= MEMORY) { + MemorySize +=3D (UINT64)(Hob.ResourceDescriptor->ResourceLength); + + Status =3D SmbiosInstallMemoryStructure (Smbios, + Hob.ResourceDescriptor->PhysicalStart, + Hob.ResourceDescriptor->ResourceLength); + if (EFI_ERROR(Status)) { + return Status; + } + } + } + Hob.Raw =3D GET_NEXT_HOB (Hob); + } + + // TYPE17 fixup + mArmadaDefaultType17.Size =3D (UINT16)(MemorySize >> 20); + + return EFI_SUCCESS; +} + +/** + Install all structures from the DefaultTables structure + + @param Smbios SMBIOS protocol + +**/ +EFI_STATUS +SmbiosInstallAllStructures ( + IN EFI_SMBIOS_PROTOCOL *Smbios + ) +{ + EFI_STATUS Status; + + // + // Fixup Firmware Revision, CPU and DRAM frequencies. + // + mArmadaDefaultType0.SystemBiosMajorRelease =3D (PcdGet32 (PcdFirmwareRev= ision) >> 16) & 0xFF; + mArmadaDefaultType0.SystemBiosMinorRelease =3D PcdGet32 (PcdFirmwareRevi= sion) & 0xFF; + mArmadaDefaultType4.CurrentSpeed =3D SampleAtResetGetCpuFrequency (); + mArmadaDefaultType17.Speed =3D SampleAtResetGetDramFrequency (); + + // + // Generate memory descriptors. + // + Status =3D SmbiosMemoryInstall (Smbios); + ASSERT_EFI_ERROR (Status); + + // + // Install all tables. + // + Status =3D SmbiosInstallStructures (Smbios, DefaultCommonTables); + ASSERT_EFI_ERROR (Status); + + return EFI_SUCCESS; +} + +/** + Installs SMBIOS information for Armada platforms + + @param ImageHandle Module's image handle + @param SystemTable Pointer of EFI_SYSTEM_TABLE + + @retval EFI_SUCCESS Smbios data successfully installed + @retval Other Smbios data was not installed + +**/ +EFI_STATUS +EFIAPI +SmbiosPlatformDriverEntryPoint ( + IN EFI_HANDLE ImageHandle, + IN EFI_SYSTEM_TABLE *SystemTable + ) +{ + EFI_STATUS Status; + EFI_SMBIOS_PROTOCOL *Smbios; + + // + // Find the SMBIOS protocol + // + Status =3D gBS->LocateProtocol (&gEfiSmbiosProtocolGuid, + NULL, + (VOID **)&Smbios); + if (EFI_ERROR (Status)) { + return Status; + } + + Status =3D SmbiosInstallAllStructures (Smbios); + + return Status; +} --=20 2.7.4 -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D- Groups.io Links: You receive all messages sent to this group. View/Reply Online (#40890): https://edk2.groups.io/g/devel/message/40890 Mute This Topic: https://groups.io/mt/31652958/1787277 Group Owner: devel+owner@edk2.groups.io Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org] -=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-=3D-