From nobody Sat May 18 05:34:44 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=sifive.com ARC-Seal: i=1; a=rsa-sha256; t=1684831810; cv=none; d=zohomail.com; s=zohoarc; b=TfVIHtX6C2CAZUqgzlnFUfzcoSm1yFg2SSAxRa4ILPq9cI2n0BazFG2A9se1+UF1JJoY3L3tZiEIAb1aWENJt7pGJpjRWxY4M+02zcuHMq2X9AEKOmyHecU+0+ZLBFQdsGvn7sK1ZVXCziXjpT2HebHmRcjeKECTTM6uxJkUEPc= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1684831810; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=TFMw/LvbKHzXHMpeGdNyjqbwwXCt4fAepn2/05/Ir5Y=; b=SGTWwwefWA2+nsVXu9OVzrDg0IJQh+w8QSmdbI8XLF0qyJcNZfkxb+Yvcu1GEOXsLc++6LKWkAdRK0IGr2f6VE0lgw6IDk0JlkfoiFjs3yjb1/mZALlAFt0sHnU8lDUMMiN1jrCgBQCB29Rn6NrNK0lXWlunmZ88zNS+21uFsmU= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1684831810693950.4053557424913; Tue, 23 May 2023 01:50:10 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1q1Nhv-0008Ed-Ek; Tue, 23 May 2023 04:49:27 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1q1Nht-0008E5-Uu for qemu-devel@nongnu.org; Tue, 23 May 2023 04:49:25 -0400 Received: from mail-pf1-x42f.google.com ([2607:f8b0:4864:20::42f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1q1Nhr-0004Gw-GI for qemu-devel@nongnu.org; Tue, 23 May 2023 04:49:25 -0400 Received: by mail-pf1-x42f.google.com with SMTP id d2e1a72fcca58-64d2da69fdfso5474953b3a.0 for ; Tue, 23 May 2023 01:49:23 -0700 (PDT) Received: from sw05.internal.sifive.com ([64.62.193.194]) by smtp.gmail.com with ESMTPSA id f24-20020a635118000000b0052858b41008sm5634475pgb.87.2023.05.23.01.49.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 May 2023 01:49:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1684831762; x=1687423762; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=TFMw/LvbKHzXHMpeGdNyjqbwwXCt4fAepn2/05/Ir5Y=; b=cVNywWMsLMiZR7Jx7eSeX4pEGUr8sw67J4r9lSQzYkLl0qNQmuVV0OURJpA9rEwTBM rRrWuX+g/YlhxS/OsFgv8IqBcBxNagO1pnPe/HjkxxT47BrflW1MiraR/185XvXKlEVw CnBm9jETHCeL92yxxtxe72AIclyEtak7VDotVA1dzQiBM/LtUNElcj5QIkh0s8GjUF6U W12Tm5Sv0i7Mo6VzJjgKjH52IE1Q6k5yEOQCXAObfQT7zDCG1fl4iDyIRLSHVYwb3TmG 6vF9hsdescWDUysHN5eFrqAA9Z0Dxa8vkpMz1RpWLyrTckqySmPj+GRlBC9P8mGkgP84 Cu9Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684831762; x=1687423762; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=TFMw/LvbKHzXHMpeGdNyjqbwwXCt4fAepn2/05/Ir5Y=; b=f4EwcZ5WDWPI/XwwUzp62xvh56bkXEe5xv2oYcY198caTETIkPx4/v8kvtvvHooWka w4jYeDQt29GAdwzHc5SJ8dOeGC5M2N5mt6fC7bkpFMlpUDj8hLFZdIweccew1G1xX8U5 zqVxTrWy1YWyoZx16VRoJuAVF1ZRsLMvqgFRed3Coei+FtlEtIAldfomJLX8rjhKLymX fN+b+HJh/CAtosT/X2GmMXB4N3CWOF56QY6A/wNTNN5Rx45iE/TwBcnivQ9iAvrGbcap GNT1Sm/W4rEwGoVfJWow3gz1iGUQ0A89YQ80zPrFkSjvTvX4kb/LBoTr4pkBf228wLby vMiw== X-Gm-Message-State: AC+VfDxKlgWvhiucnTvyKGWDsPkE5Mb5n9Qq5VynHJHzDRtg0Wea+jBv ILgx1dzn+uueeca//YpEsAPCIN0qbJszZYF1ozVrBeu8xNNl6q5szsUG0EayEL3A1Va7R01+WBY HXIVOL8EMZUgdO1NP8OW2RUaIvAACa5c7PK7jrfNxilEQ3IBhi3SBEVT3BweGptD8xEkE6Mk+x8 xI X-Google-Smtp-Source: ACHHUZ7AwPsFys7jbeiIuMe1NG6LoPXz9GWZJeYR5YKYbgA0muUBPMyUAvb/szFQ2vyRZEuUQb4bpA== X-Received: by 2002:a05:6a20:3c8d:b0:10c:467a:536f with SMTP id b13-20020a056a203c8d00b0010c467a536fmr2897073pzj.14.1684831761717; Tue, 23 May 2023 01:49:21 -0700 (PDT) From: Tommy Wu To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Cc: alistair.francis@wdc.com, palmer@dabbelt.com, bin.meng@windriver.com, jim.shu@sifive.com, frank.chang@sifive.com, thuth@redhat.com, liweiwei@iscas.ac.cn, Tommy Wu Subject: [PATCH v4 1/3] hw/misc: sifive_e_aon: Support the watchdog timer of HiFive 1 rev b. Date: Tue, 23 May 2023 01:49:08 -0700 Message-Id: <20230523084910.304679-2-tommy.wu@sifive.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20230523084910.304679-1-tommy.wu@sifive.com> References: <20230523084910.304679-1-tommy.wu@sifive.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::42f; envelope-from=tommy.wu@sifive.com; helo=mail-pf1-x42f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @sifive.com) X-ZM-MESSAGEID: 1684831812718100001 Content-Type: text/plain; charset="utf-8" The watchdog timer is in the always-on domain device of HiFive 1 rev b, so this patch added the AON device to the sifive_e machine. This patch only implemented the functionality of the watchdog timer. Signed-off-by: Tommy Wu Reviewed-by: Frank Chang --- hw/misc/Kconfig | 3 + hw/misc/meson.build | 1 + hw/misc/sifive_e_aon.c | 326 +++++++++++++++++++++++++++++++++ include/hw/misc/sifive_e_aon.h | 60 ++++++ 4 files changed, 390 insertions(+) create mode 100644 hw/misc/sifive_e_aon.c create mode 100644 include/hw/misc/sifive_e_aon.h diff --git a/hw/misc/Kconfig b/hw/misc/Kconfig index 2ef5781ef8..10d367d616 100644 --- a/hw/misc/Kconfig +++ b/hw/misc/Kconfig @@ -158,6 +158,9 @@ config SIFIVE_TEST config SIFIVE_E_PRCI bool =20 +config SIFIVE_E_AON + bool + config SIFIVE_U_OTP bool =20 diff --git a/hw/misc/meson.build b/hw/misc/meson.build index a40245ad44..37b4bbf31d 100644 --- a/hw/misc/meson.build +++ b/hw/misc/meson.build @@ -30,6 +30,7 @@ softmmu_ss.add(when: 'CONFIG_MCHP_PFSOC_IOSCB', if_true: = files('mchp_pfsoc_ioscb softmmu_ss.add(when: 'CONFIG_MCHP_PFSOC_SYSREG', if_true: files('mchp_pfso= c_sysreg.c')) softmmu_ss.add(when: 'CONFIG_SIFIVE_TEST', if_true: files('sifive_test.c')) softmmu_ss.add(when: 'CONFIG_SIFIVE_E_PRCI', if_true: files('sifive_e_prci= .c')) +softmmu_ss.add(when: 'CONFIG_SIFIVE_E_AON', if_true: files('sifive_e_aon.c= ')) softmmu_ss.add(when: 'CONFIG_SIFIVE_U_OTP', if_true: files('sifive_u_otp.c= ')) softmmu_ss.add(when: 'CONFIG_SIFIVE_U_PRCI', if_true: files('sifive_u_prci= .c')) =20 diff --git a/hw/misc/sifive_e_aon.c b/hw/misc/sifive_e_aon.c new file mode 100644 index 0000000000..b66a9e40fa --- /dev/null +++ b/hw/misc/sifive_e_aon.c @@ -0,0 +1,326 @@ +/* + * SiFive HiFive1 AON (Always On Domain) for QEMU. + * + * Copyright (c) 2022 SiFive, Inc. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License f= or + * more details. + * + * You should have received a copy of the GNU General Public License along= with + * this program. If not, see . + */ + +#include "qemu/osdep.h" +#include "qemu/timer.h" +#include "qemu/log.h" +#include "hw/irq.h" +#include "hw/registerfields.h" +#include "hw/misc/sifive_e_aon.h" +#include "qapi/visitor.h" +#include "qapi/error.h" +#include "sysemu/watchdog.h" +#include "hw/qdev-properties.h" + +REG32(AON_WDT_WDOGCFG, 0x0) + FIELD(AON_WDT_WDOGCFG, SCALE, 0, 4) + FIELD(AON_WDT_WDOGCFG, RSVD0, 4, 4) + FIELD(AON_WDT_WDOGCFG, RSTEN, 8, 1) + FIELD(AON_WDT_WDOGCFG, ZEROCMP, 9, 1) + FIELD(AON_WDT_WDOGCFG, RSVD1, 10, 2) + FIELD(AON_WDT_WDOGCFG, EN_ALWAYS, 12, 1) + FIELD(AON_WDT_WDOGCFG, EN_CORE_AWAKE, 13, 1) + FIELD(AON_WDT_WDOGCFG, RSVD2, 14, 14) + FIELD(AON_WDT_WDOGCFG, IP0, 28, 1) + FIELD(AON_WDT_WDOGCFG, RSVD3, 29, 3) +REG32(AON_WDT_WDOGCOUNT, 0x8) +REG32(AON_WDT_WDOGS, 0x10) +REG32(AON_WDT_WDOGFEED, 0x18) +REG32(AON_WDT_WDOGKEY, 0x1c) +REG32(AON_WDT_WDOGCMP0, 0x20) + +static void sifive_e_aon_wdt_update_wdogcount(SiFiveEAONState *r) +{ + int64_t now; + if (0 =3D=3D FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, EN_ALWAYS) && + 0 =3D=3D FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)) { + return; + } + + now =3D qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); + r->wdogcount +=3D muldiv64(now - r->wdog_restart_time, + r->wdogclk_freq, NANOSECONDS_PER_SECOND); + + /* Clean the most significant bit. */ + r->wdogcount =3D ((r->wdogcount << 1) >> 1); + r->wdog_restart_time =3D now; +} + +static void sifive_e_aon_wdt_update_state(SiFiveEAONState *r) +{ + uint16_t wdogs; + bool cmp_signal =3D false; + sifive_e_aon_wdt_update_wdogcount(r); + wdogs =3D (uint16_t)(r->wdogcount >> + FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, SCALE)); + + if (wdogs >=3D r->wdogcmp0) { + cmp_signal =3D true; + if (1 =3D=3D FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, ZEROCMP)) { + r->wdogcount =3D 0; + wdogs =3D 0; + } + } + + if (cmp_signal) { + if (1 =3D=3D FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, RSTEN)) { + watchdog_perform_action(); + } + r->wdogcfg =3D FIELD_DP32(r->wdogcfg, AON_WDT_WDOGCFG, IP0, 1); + } + + qemu_set_irq(r->wdog_irq, FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, IP0)= ); + + if (wdogs < r->wdogcmp0 && + (FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, EN_ALWAYS) || + FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE))) { + int64_t next =3D qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); + next +=3D muldiv64((r->wdogcmp0 - wdogs) << + FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, SCALE), + NANOSECONDS_PER_SECOND, r->wdogclk_freq); + timer_mod(r->wdog_timer, next); + } else { + timer_mod(r->wdog_timer, INT64_MAX); + } +} + +/* + * Callback used when the timer set using timer_mod expires. + */ +static void sifive_e_aon_wdt_expired_cb(void *opaque) +{ + SiFiveEAONState *r =3D SIFIVE_E_AON(opaque); + sifive_e_aon_wdt_update_state(r); +} + +static uint64_t +sifive_e_aon_wdt_read(void *opaque, hwaddr addr, unsigned int size) +{ + SiFiveEAONState *r =3D SIFIVE_E_AON(opaque); + + switch (addr) { + case A_AON_WDT_WDOGCFG: + return r->wdogcfg; + case A_AON_WDT_WDOGCOUNT: + sifive_e_aon_wdt_update_wdogcount(r); + return r->wdogcount; + case A_AON_WDT_WDOGS: + sifive_e_aon_wdt_update_wdogcount(r); + return r->wdogcount >> + FIELD_EX32(r->wdogcfg, + AON_WDT_WDOGCFG, + SCALE); + case A_AON_WDT_WDOGFEED: + return 0; + case A_AON_WDT_WDOGKEY: + return r->wdogunlock; + case A_AON_WDT_WDOGCMP0: + return r->wdogcmp0; + default: + qemu_log_mask(LOG_GUEST_ERROR, "%s: bad read: addr=3D0x%x\n", + __func__, (int)addr); + } + + return 0; +} + +static void +sifive_e_aon_wdt_write(void *opaque, hwaddr addr, + uint64_t val64, unsigned int size) +{ + SiFiveEAONState *r =3D SIFIVE_E_AON(opaque); + uint32_t value =3D val64; + + switch (addr) { + case A_AON_WDT_WDOGCFG: { + uint8_t new_en_always; + uint8_t new_en_core_awake; + uint8_t old_en_always; + uint8_t old_en_core_awake; + if (0 =3D=3D r->wdogunlock) { + return; + } + + new_en_always =3D FIELD_EX32(value, AON_WDT_WDOGCFG, EN_ALWAYS); + new_en_core_awake =3D FIELD_EX32(value, AON_WDT_WDOGCFG, EN_CORE_A= WAKE); + old_en_always =3D FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, EN_ALWAY= S); + old_en_core_awake =3D FIELD_EX32(r->wdogcfg, AON_WDT_WDOGCFG, + EN_CORE_AWAKE); + + if (1 =3D=3D (old_en_always || + old_en_core_awake) && + 0 =3D=3D (new_en_always || + new_en_core_awake)) { + sifive_e_aon_wdt_update_wdogcount(r); + } else if (0 =3D=3D (old_en_always || + old_en_core_awake) && + 1 =3D=3D (new_en_always || + new_en_core_awake)) { + r->wdog_restart_time =3D qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); + } + r->wdogcfg =3D value; + r->wdogunlock =3D 0; + break; + } + case A_AON_WDT_WDOGCOUNT: + if (0 =3D=3D r->wdogunlock) { + return; + } + r->wdogcount =3D ((value << 1) >> 1); + r->wdog_restart_time =3D qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); + r->wdogunlock =3D 0; + break; + case A_AON_WDT_WDOGS: + return; + case A_AON_WDT_WDOGFEED: + if (0 =3D=3D r->wdogunlock) { + return; + } + if (SIFIVE_E_AON_WDOGFEED =3D=3D value) { + r->wdogcount =3D 0; + r->wdog_restart_time =3D qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); + } + r->wdogunlock =3D 0; + break; + case A_AON_WDT_WDOGKEY: + if (SIFIVE_E_AON_WDOGKEY =3D=3D value) { + r->wdogunlock =3D 1; + } + break; + case A_AON_WDT_WDOGCMP0: + if (0 =3D=3D r->wdogunlock) { + return; + } + r->wdogcmp0 =3D (uint16_t) value; + r->wdogunlock =3D 0; + break; + default: + qemu_log_mask(LOG_GUEST_ERROR, "%s: bad write: addr=3D0x%x v=3D0x%= x\n", + __func__, (int)addr, (int)value); + } + sifive_e_aon_wdt_update_state(r); +} + +static uint64_t +sifive_e_aon_read(void *opaque, hwaddr addr, unsigned int size) +{ + if (addr < SIFIVE_E_AON_RTC) { + return sifive_e_aon_wdt_read(opaque, addr, size); + } else if (addr < SIFIVE_E_AON_MAX) { + qemu_log_mask(LOG_UNIMP, "%s: Unimplemented read: addr=3D0x%x\n", + __func__, (int)addr); + } else { + qemu_log_mask(LOG_GUEST_ERROR, "%s: bad read: addr=3D0x%x\n", + __func__, (int)addr); + } + return 0; +} + +static void +sifive_e_aon_write(void *opaque, hwaddr addr, + uint64_t val64, unsigned int size) +{ + if (addr < SIFIVE_E_AON_RTC) { + sifive_e_aon_wdt_write(opaque, addr, val64, size); + } else if (addr < SIFIVE_E_AON_MAX) { + qemu_log_mask(LOG_UNIMP, "%s: Unimplemented write: addr=3D0x%x\n", + __func__, (int)addr); + } else { + qemu_log_mask(LOG_GUEST_ERROR, "%s: bad write: addr=3D0x%x\n", + __func__, (int)addr); + } +} + +static const MemoryRegionOps sifive_e_aon_ops =3D { + .read =3D sifive_e_aon_read, + .write =3D sifive_e_aon_write, + .endianness =3D DEVICE_NATIVE_ENDIAN, + .impl =3D { + .min_access_size =3D 4, + .max_access_size =3D 4 + }, + .valid =3D { + .min_access_size =3D 4, + .max_access_size =3D 4 + } +}; + +static void sifive_e_aon_reset(DeviceState *dev) +{ + SiFiveEAONState *r =3D SIFIVE_E_AON(dev); + + r->wdogcfg =3D FIELD_DP32(r->wdogcfg, AON_WDT_WDOGCFG, RSTEN, 0); + r->wdogcfg =3D FIELD_DP32(r->wdogcfg, AON_WDT_WDOGCFG, EN_ALWAYS, 0); + r->wdogcfg =3D FIELD_DP32(r->wdogcfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE, = 0); + r->wdogcmp0 =3D 0xbeef; + + sifive_e_aon_wdt_update_state(r); +} + +static void sifive_e_aon_init(Object *obj) +{ + SysBusDevice *sbd =3D SYS_BUS_DEVICE(obj); + SiFiveEAONState *r =3D SIFIVE_E_AON(obj); + + memory_region_init_io(&r->mmio, OBJECT(r), &sifive_e_aon_ops, r, + TYPE_SIFIVE_E_AON, SIFIVE_E_AON_MAX); + sysbus_init_mmio(sbd, &r->mmio); + + /* watchdog timer */ + r->wdogclk_freq =3D SIFIVE_E_LFCLK_DEFAULT_FREQ; + sysbus_init_irq(sbd, &r->wdog_irq); +} + +static void sifive_e_aon_realize(DeviceState *dev, Error **errp) +{ + SiFiveEAONState *r =3D SIFIVE_E_AON(dev); + + /* watchdog timer */ + r->wdog_timer =3D timer_new_ns(QEMU_CLOCK_VIRTUAL, + sifive_e_aon_wdt_expired_cb, r); +} + +static Property sifive_e_aon_properties[] =3D { + DEFINE_PROP_UINT64("wdogclk-frequency", SiFiveEAONState, wdogclk_freq, + SIFIVE_E_LFCLK_DEFAULT_FREQ), + DEFINE_PROP_END_OF_LIST(), +}; + +static void sifive_e_aon_class_init(ObjectClass *oc, void *data) +{ + DeviceClass *dc =3D DEVICE_CLASS(oc); + + dc->realize =3D sifive_e_aon_realize; + dc->reset =3D sifive_e_aon_reset; + device_class_set_props(dc, sifive_e_aon_properties); +} + +static const TypeInfo sifive_e_aon_info =3D { + .name =3D TYPE_SIFIVE_E_AON, + .parent =3D TYPE_SYS_BUS_DEVICE, + .instance_size =3D sizeof(SiFiveEAONState), + .instance_init =3D sifive_e_aon_init, + .class_init =3D sifive_e_aon_class_init, +}; + +static void sifive_e_aon_register_types(void) +{ + type_register_static(&sifive_e_aon_info); +} + +type_init(sifive_e_aon_register_types) diff --git a/include/hw/misc/sifive_e_aon.h b/include/hw/misc/sifive_e_aon.h new file mode 100644 index 0000000000..2ae1c4139c --- /dev/null +++ b/include/hw/misc/sifive_e_aon.h @@ -0,0 +1,60 @@ +/* + * SiFive HiFive1 AON (Always On Domain) interface. + * + * Copyright (c) 2022 SiFive, Inc. All rights reserved. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License f= or + * more details. + * + * You should have received a copy of the GNU General Public License along= with + * this program. If not, see . + */ + +#ifndef HW_SIFIVE_AON_H +#define HW_SIFIVE_AON_H + +#include "hw/sysbus.h" +#include "qom/object.h" + +#define TYPE_SIFIVE_E_AON "riscv.sifive.e.aon" +OBJECT_DECLARE_SIMPLE_TYPE(SiFiveEAONState, SIFIVE_E_AON) + +#define SIFIVE_E_AON_WDOGKEY (0x51F15E) +#define SIFIVE_E_AON_WDOGFEED (0xD09F00D) +#define SIFIVE_E_LFCLK_DEFAULT_FREQ (32768) + +enum { + SIFIVE_E_AON_WDT =3D 0x0, + SIFIVE_E_AON_RTC =3D 0x40, + SIFIVE_E_AON_LFROSC =3D 0x70, + SIFIVE_E_AON_BACKUP =3D 0x80, + SIFIVE_E_AON_PMU =3D 0x100, + SIFIVE_E_AON_MAX =3D 0x150 +}; + +struct SiFiveEAONState { + /*< private >*/ + SysBusDevice parent_obj; + + /*< public >*/ + MemoryRegion mmio; + + /*< watchdog timer >*/ + QEMUTimer *wdog_timer; + qemu_irq wdog_irq; + uint64_t wdog_restart_time; + uint64_t wdogclk_freq; + + uint32_t wdogcfg; + uint16_t wdogcmp0; + uint32_t wdogcount; + uint8_t wdogunlock; +}; + +#endif --=20 2.27.0 From nobody Sat May 18 05:34:44 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=sifive.com ARC-Seal: i=1; a=rsa-sha256; t=1684831843; cv=none; d=zohomail.com; s=zohoarc; b=oFqzXjNb6evjP+1en6C2IJZNJldZP7LtACU6FrP3tdKTt1WDL2m1kWgA/jEFG7c4Vfc1xs9RaE9SF17yPmmxdtvnfBx5MtmfvSrSyOLvVGjHlgnY4vOdxCu1uYNG7WjUHjjwvrKmWiZuNa3uRFSuY3s6hdVBlEQ/NKOYOaTfW68= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1684831843; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=tglQvDelsKZG+AiytE2o2CAqS4vMBAFvHT5eH253n4c=; b=BW+5ZR39CzdCYfCuZwLZ9Ck/Q874wrTxu0c2SEtdhD6mAioDFKH5NCVnk1j/LSiJuIRyqjOnvKli0MyiOx66EORnlHkAOmGbXj9UXodw3Hwdh166BVH5eJifRC2/HefZCFZtbT3KRlK7CfAVOLPdhdojomyf6iIYu5pAn+gSEgE= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1684831843132620.6294088231017; Tue, 23 May 2023 01:50:43 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1q1Nhy-0008GP-KF; Tue, 23 May 2023 04:49:30 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1q1Nhv-0008Eq-Lv for qemu-devel@nongnu.org; Tue, 23 May 2023 04:49:27 -0400 Received: from mail-pf1-x432.google.com ([2607:f8b0:4864:20::432]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1q1Nhu-0004HQ-3f for qemu-devel@nongnu.org; Tue, 23 May 2023 04:49:27 -0400 Received: by mail-pf1-x432.google.com with SMTP id d2e1a72fcca58-64d4e4598f0so3406775b3a.2 for ; Tue, 23 May 2023 01:49:25 -0700 (PDT) Received: from sw05.internal.sifive.com ([64.62.193.194]) by smtp.gmail.com with ESMTPSA id f24-20020a635118000000b0052858b41008sm5634475pgb.87.2023.05.23.01.49.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 May 2023 01:49:23 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1684831764; x=1687423764; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=tglQvDelsKZG+AiytE2o2CAqS4vMBAFvHT5eH253n4c=; b=AZAFVlgO93R829aFX0oCltx5cYueKhNs1A+1FgFkYKXKV8P5IN1t+tKFBczqgmIWRc 6LGysMjd/WOV5BSNI2ETAvCau2hantVYmZes5p9p4P20A0MGCejSPEyGq0iq5NEPUEas Jn3UOTjKULAle6Rr2Wt1wb7wO+3XSOGzU9g0N/rD5MOFWIgVg1HCRlELWQJiTEDK3Mvz HYdtYXr37vYq7m6P7J8+ATZhC+spnU6Ddc6yJXTLljxrtdNtra6XdNRxix0nIWq91CUL nMXCf96QcghGwtHJ3bXV7WABqGNy7D6i0wHlC7E6uxapuldNcffhHAg/mT3ZOMcgr4OC KIig== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684831764; x=1687423764; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=tglQvDelsKZG+AiytE2o2CAqS4vMBAFvHT5eH253n4c=; b=M0cGDBOUtgPrRVgLp6QvVeqTcp6vmNs/OmvT3eZcR/pGZgLek9r4Tdt5sEk8TFRC+h 7AeuuowtBciA43k5AulMvFcEBr2odym8nNyWLZGq2zdN4As/3ay0uTXx0Ce6PzECltzO eVZqGnaLxzmo5w2QgDUywiQ9CV0UHeH1qjrIHg026TszaaDWv5tEqVnQHFJe9VovKfqk O0dKJ6tBIVgNu9gn/vP16XwOqWlroBN3NCEPmRksjfs/+3hMeOzK7UrGMT+fJ87FrCel zt+UaAagsNlye7ZOaIevIkRYvxCr+/d5VIxNp0C+W+ofDg7Ps7iFv25Gl4DrLYFHUn9W uvog== X-Gm-Message-State: AC+VfDxIibDLp329Wsmqp4AmDWIsJRaUElkC6GpCDar4PvWEHTlCO0Wt A6nZcM+7fq8B9Cw42qT4BqLcGJKOS9CKt64WeQoK5fZVCIGq/1fyM+0jvz24mBYaGL0DR1V5m2W OMdJdTaJCXjeWM1vM8WriM75RD//H63dikBqHXsegnla/Z7/p05EmpoGZ0xJJa+DWBgclkKuwbv N/ X-Google-Smtp-Source: ACHHUZ4oJxWTOH/n5LAjj3XrhmVHkR9Cv9P4QwHkwCNKnGTwuI7HBtaK/QCfF6mfzxto+wVbNGSBzw== X-Received: by 2002:a05:6a00:1949:b0:64c:c5f9:152a with SMTP id s9-20020a056a00194900b0064cc5f9152amr16978951pfk.23.1684831763662; Tue, 23 May 2023 01:49:23 -0700 (PDT) From: Tommy Wu To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Cc: alistair.francis@wdc.com, palmer@dabbelt.com, bin.meng@windriver.com, jim.shu@sifive.com, frank.chang@sifive.com, thuth@redhat.com, liweiwei@iscas.ac.cn, Tommy Wu Subject: [PATCH v4 2/3] hw/riscv: sifive_e: Support the watchdog timer of HiFive 1 rev b. Date: Tue, 23 May 2023 01:49:09 -0700 Message-Id: <20230523084910.304679-3-tommy.wu@sifive.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20230523084910.304679-1-tommy.wu@sifive.com> References: <20230523084910.304679-1-tommy.wu@sifive.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::432; envelope-from=tommy.wu@sifive.com; helo=mail-pf1-x432.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @sifive.com) X-ZM-MESSAGEID: 1684831844958100001 Content-Type: text/plain; charset="utf-8" Create the AON device when we realize the sifive_e machine. This patch only implemented the functionality of the watchdog timer, not all the functionality of the AON device. Signed-off-by: Tommy Wu Reviewed-by: Frank Chang Reviewed-by: Alistair Francis --- hw/riscv/Kconfig | 1 + hw/riscv/sifive_e.c | 13 +++++++++++-- include/hw/riscv/sifive_e.h | 8 +++++--- 3 files changed, 17 insertions(+), 5 deletions(-) diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig index 6528ebfa3a..b6a5eb4452 100644 --- a/hw/riscv/Kconfig +++ b/hw/riscv/Kconfig @@ -60,6 +60,7 @@ config SIFIVE_E select SIFIVE_PLIC select SIFIVE_UART select SIFIVE_E_PRCI + select SIFIVE_E_AON select UNIMP =20 config SIFIVE_U diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c index 04939b60c3..731ed0e11d 100644 --- a/hw/riscv/sifive_e.c +++ b/hw/riscv/sifive_e.c @@ -45,6 +45,7 @@ #include "hw/intc/riscv_aclint.h" #include "hw/intc/sifive_plic.h" #include "hw/misc/sifive_e_prci.h" +#include "hw/misc/sifive_e_aon.h" #include "chardev/char.h" #include "sysemu/sysemu.h" =20 @@ -223,8 +224,13 @@ static void sifive_e_soc_realize(DeviceState *dev, Err= or **errp) RISCV_ACLINT_DEFAULT_MTIMER_SIZE, 0, ms->smp.cpus, RISCV_ACLINT_DEFAULT_MTIMECMP, RISCV_ACLINT_DEFAULT_MTIME, RISCV_ACLINT_DEFAULT_TIMEBASE_FREQ, false); - create_unimplemented_device("riscv.sifive.e.aon", - memmap[SIFIVE_E_DEV_AON].base, memmap[SIFIVE_E_DEV_AON].size); + + s->aon =3D qdev_new(TYPE_SIFIVE_E_AON); + if (!sysbus_realize(SYS_BUS_DEVICE(s->aon), errp)) { + return; + } + sysbus_mmio_map(SYS_BUS_DEVICE(s->aon), 0, memmap[SIFIVE_E_DEV_AON].ba= se); + sifive_e_prci_create(memmap[SIFIVE_E_DEV_PRCI].base); =20 /* GPIO */ @@ -245,6 +251,9 @@ static void sifive_e_soc_realize(DeviceState *dev, Erro= r **errp) qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_E_GPIO0_IRQ0 + i)); } + sysbus_connect_irq(SYS_BUS_DEVICE(s->aon), 0, + qdev_get_gpio_in(DEVICE(s->plic), + SIFIVE_E_AON_WDT_IRQ)); =20 sifive_uart_create(sys_mem, memmap[SIFIVE_E_DEV_UART0].base, serial_hd(0), qdev_get_gpio_in(DEVICE(s->plic), SIFIVE_E_UART0_IRQ= )); diff --git a/include/hw/riscv/sifive_e.h b/include/hw/riscv/sifive_e.h index b824a79e2d..a094b47e0b 100644 --- a/include/hw/riscv/sifive_e.h +++ b/include/hw/riscv/sifive_e.h @@ -35,6 +35,7 @@ typedef struct SiFiveESoCState { /*< public >*/ RISCVHartArrayState cpus; DeviceState *plic; + DeviceState *aon; SIFIVEGPIOState gpio; MemoryRegion xip_mem; MemoryRegion mask_rom; @@ -76,9 +77,10 @@ enum { }; =20 enum { - SIFIVE_E_UART0_IRQ =3D 3, - SIFIVE_E_UART1_IRQ =3D 4, - SIFIVE_E_GPIO0_IRQ0 =3D 8 + SIFIVE_E_AON_WDT_IRQ =3D 1, + SIFIVE_E_UART0_IRQ =3D 3, + SIFIVE_E_UART1_IRQ =3D 4, + SIFIVE_E_GPIO0_IRQ0 =3D 8 }; =20 #define SIFIVE_E_PLIC_HART_CONFIG "M" --=20 2.27.0 From nobody Sat May 18 05:34:44 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass(p=reject dis=none) header.from=sifive.com ARC-Seal: i=1; a=rsa-sha256; t=1684831808; cv=none; d=zohomail.com; s=zohoarc; b=KDqNv4BAmmhuXNsi3wE5J5R7XlameL3gHm7Hms+QcL4sUUv4yVHEm9Nylb0cYRkQ20VIKG5anN50AQDd1qBRh/pixkcK0sX0IsWqgjH4iZnp+Lv7zWDP9IMNKHDJQrfSZfLYTYyFJOhaaN+WdlRjnn9rtJjZWOrN5hJSMAVkw8g= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1684831808; h=Content-Transfer-Encoding:Cc:Date:From:In-Reply-To:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:References:Sender:Subject:To; bh=oifNuOPq7WIvM7bhqpLPAanaQwvwu8CvFXaBdwY4Puc=; b=goPXQ6TEpEELnmn3tHA6wNNcYWzx2dmDri5iD53N14Sz7HR+6mvHS8WBYMXqtD6W7ZIobTRDHCXjDDyk5+0xXjstCVGqcXawrPQNxfqajyUcGz6UmZ+B6UHiBO7JUvfbGNlyA/TSS6e6dyqsv0HaarUhSH5Wyk4wMm32zZNKlqc= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org; dmarc=pass header.from= (p=reject dis=none) Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 1684831808391180.02993203438575; Tue, 23 May 2023 01:50:08 -0700 (PDT) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1q1Nhz-0008Gz-CJ; Tue, 23 May 2023 04:49:31 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1q1Nhx-0008Fx-Lx for qemu-devel@nongnu.org; Tue, 23 May 2023 04:49:29 -0400 Received: from mail-pf1-x42f.google.com ([2607:f8b0:4864:20::42f]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1q1Nhu-0004GR-RQ for qemu-devel@nongnu.org; Tue, 23 May 2023 04:49:29 -0400 Received: by mail-pf1-x42f.google.com with SMTP id d2e1a72fcca58-64d1e96c082so3971599b3a.1 for ; Tue, 23 May 2023 01:49:26 -0700 (PDT) Received: from sw05.internal.sifive.com ([64.62.193.194]) by smtp.gmail.com with ESMTPSA id f24-20020a635118000000b0052858b41008sm5634475pgb.87.2023.05.23.01.49.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 23 May 2023 01:49:25 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1684831766; x=1687423766; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=oifNuOPq7WIvM7bhqpLPAanaQwvwu8CvFXaBdwY4Puc=; b=UDphBARx6Rix3KN0drF9UaY6XWUqKkjxJ/lJvJ74YvbA07FOfpc5P/vz0RtZe4/CWI P347rTAOvMmT7qclZRsxMCaFiKQOUpE06vJG/Bx0L9XERuYZvyLzAxvlVHFHNGtkK3Bf fYkxYQBkD34kAoMqFBdYCIrNq7K+y9+o3QpyH2JvwidlMRpz7JmmEATdLddBielg4CZI 7DqIvIlGimes71QWoRKTp5sdj1iE6s/jGj83vn0tboG20l3xUJex1gkorBbHMlF0aaAI X8znOZZh8PMRiZs8tgH6lHLBO9eSFJRKQbSwzB8E2HKLQNklbQtV8rqD2k5ILJetwAPn 2Htg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1684831766; x=1687423766; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=oifNuOPq7WIvM7bhqpLPAanaQwvwu8CvFXaBdwY4Puc=; b=TZUDXv6iZAnZtxmfCQbIFUwHxO9mmqYiAzTh45cu8H5GH5DQ/YPByFj04gtiybjBKr y94PRDQYC3nQFGT7lzTBOd04/yqtJGLCjM66Y6sYXes0SUGVRVdEaZmC3LaPapUKIs9v Zui16YwNIPJ/ZRsAA1stx6XBvOzPvLe+uLi9H9dSaPA1ZuA5RJziE8snGAZI5j8dmfZo lvIHdlFKxKOXB2ajVnFQGug8zMoeT+wlMp+1QVZbj0daeW6zjh6/SO5r4+KNrfPZsiss XFlcj9mbgGXSPvlTHNGghZd60IUo89ITbCvy69Gfpjx0K2L8E40LR2dEOeXBIimRdrAR VucA== X-Gm-Message-State: AC+VfDz1DUoJWpeeZBR2yDrt0z/dPvzOJqfBEtpsyN0AqyDg98U365dN JYIFP2HApz95YE0PSZBgXnYXMI1eRfLuq+GF/onfi7X+pwLq2vvovUlHOvkEZdrA+Ro+Yh9FoiH rXiP6Vwu9Nvy3oAnBSgK8rYO8sye3O2o60GuIVhXdWVMuTDi6haSEF1wPlWX3Wrjrjola1yX1Mt 9H X-Google-Smtp-Source: ACHHUZ7TwWFAY3RRt7jOPdlc6KVlUdVVq3R7usN8M+uuIKFqM6rTVVRbX56c+v5MarIYfu4R8ejakw== X-Received: by 2002:a05:6a20:7490:b0:10c:67c9:2fda with SMTP id p16-20020a056a20749000b0010c67c92fdamr1949721pzd.40.1684831765518; Tue, 23 May 2023 01:49:25 -0700 (PDT) From: Tommy Wu To: qemu-devel@nongnu.org, qemu-riscv@nongnu.org Cc: alistair.francis@wdc.com, palmer@dabbelt.com, bin.meng@windriver.com, jim.shu@sifive.com, frank.chang@sifive.com, thuth@redhat.com, liweiwei@iscas.ac.cn, Tommy Wu Subject: [PATCH v4 3/3] tests/qtest: sifive-e-aon-watchdog-test.c: Add QTest of watchdog of sifive_e Date: Tue, 23 May 2023 01:49:10 -0700 Message-Id: <20230523084910.304679-4-tommy.wu@sifive.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20230523084910.304679-1-tommy.wu@sifive.com> References: <20230523084910.304679-1-tommy.wu@sifive.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2607:f8b0:4864:20::42f; envelope-from=tommy.wu@sifive.com; helo=mail-pf1-x42f.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001, T_SCC_BODY_TEXT_LINE=-0.01 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @sifive.com) X-ZM-MESSAGEID: 1684831809357100005 Content-Type: text/plain; charset="utf-8" Add some simple tests of the watchdog timer in the always-on domain device of HiFive 1 rev b. Signed-off-by: Tommy Wu Reviewed-by: Frank Chang Acked-by: Thomas Huth --- tests/qtest/meson.build | 3 + tests/qtest/sifive-e-aon-watchdog-test.c | 450 +++++++++++++++++++++++ 2 files changed, 453 insertions(+) create mode 100644 tests/qtest/sifive-e-aon-watchdog-test.c diff --git a/tests/qtest/meson.build b/tests/qtest/meson.build index 4c5585ac0f..963f93e298 100644 --- a/tests/qtest/meson.build +++ b/tests/qtest/meson.build @@ -231,6 +231,9 @@ qtests_s390x =3D \ 'cpu-plug-test', 'migration-test'] =20 +qtests_riscv32 =3D \ + (config_all_devices.has_key('CONFIG_SIFIVE_E_AON') ? ['sifive-e-aon-watc= hdog-test'] : []) + qos_test_ss =3D ss.source_set() qos_test_ss.add( 'ac97-test.c', diff --git a/tests/qtest/sifive-e-aon-watchdog-test.c b/tests/qtest/sifive-= e-aon-watchdog-test.c new file mode 100644 index 0000000000..1f313d16ad --- /dev/null +++ b/tests/qtest/sifive-e-aon-watchdog-test.c @@ -0,0 +1,450 @@ +/* + * QTest testcase for the watchdog timer of HiFive 1 rev b. + * + * Copyright (c) 2023 SiFive, Inc. + * + * This program is free software; you can redistribute it and/or modify it + * under the terms and conditions of the GNU General Public License, + * version 2 or later, as published by the Free Software Foundation. + * + * This program is distributed in the hope it will be useful, but WITHOUT + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or + * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License f= or + * more details. + * + * You should have received a copy of the GNU General Public License along= with + * this program. If not, see . + */ + +#include "qemu/osdep.h" +#include "qemu/timer.h" +#include "qemu/bitops.h" +#include "libqtest.h" +#include "hw/registerfields.h" +#include "hw/misc/sifive_e_aon.h" + +FIELD(AON_WDT_WDOGCFG, SCALE, 0, 4) +FIELD(AON_WDT_WDOGCFG, RSVD0, 4, 4) +FIELD(AON_WDT_WDOGCFG, RSTEN, 8, 1) +FIELD(AON_WDT_WDOGCFG, ZEROCMP, 9, 1) +FIELD(AON_WDT_WDOGCFG, RSVD1, 10, 2) +FIELD(AON_WDT_WDOGCFG, EN_ALWAYS, 12, 1) +FIELD(AON_WDT_WDOGCFG, EN_CORE_AWAKE, 13, 1) +FIELD(AON_WDT_WDOGCFG, RSVD2, 14, 14) +FIELD(AON_WDT_WDOGCFG, IP0, 28, 1) +FIELD(AON_WDT_WDOGCFG, RSVD3, 29, 3) + +#define WDOG_BASE (0x10000000) +#define WDOGCFG (0x0) +#define WDOGCOUNT (0x8) +#define WDOGS (0x10) +#define WDOGFEED (0x18) +#define WDOGKEY (0x1c) +#define WDOGCMP0 (0x20) + +#define SIFIVE_E_AON_WDOGKEY (0x51F15E) +#define SIFIVE_E_AON_WDOGFEED (0xD09F00D) +#define SIFIVE_E_LFCLK_DEFAULT_FREQ (32768) + +static void test_init(QTestState *qts) +{ + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, 0); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, 0xBEEF); +} + +static void test_wdogcount(void) +{ + uint64_t tmp; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + tmp =3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0xBEEF); + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D tmp); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0xBEEF); + g_assert(0xBEEF =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0xAAAAAAAA); + g_assert(0x2AAAAAAA =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGFEED, 0xAAAAAAAA); + g_assert(0x2AAAAAAA =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGFEED, SIFIVE_E_AON_WDOGFEED); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT)); + + qtest_quit(qts); +} + +static void test_wdogcfg(void) +{ + uint32_t tmp_cfg; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + tmp_cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + qtest_writel(qts, WDOG_BASE + WDOGCFG, 0xFFFFFFFF); + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCFG) =3D=3D tmp_cfg); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, 0xFFFFFFFF); + g_assert(0xFFFFFFFF =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCFG)); + + tmp_cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(15 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(1 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(1 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(1 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(1 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, 0); + tmp_cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(0 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(0 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(0 =3D=3D FIELD_EX32(tmp_cfg, AON_WDT_WDOGCFG, IP0)); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCFG)); + + qtest_quit(qts); +} + +static void test_wdogcmp0(void) +{ + uint32_t tmp; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + tmp =3D qtest_readl(qts, WDOG_BASE + WDOGCMP0); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, 0xBEEF); + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCMP0) =3D=3D tmp); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, 0xBEEF); + g_assert(0xBEEF =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCMP0)); + + qtest_quit(qts); +} + +static void test_wdogkey(void) +{ + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGKEY)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, 0xFFFF); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGKEY)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + g_assert(1 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGKEY)); + + qtest_writel(qts, WDOG_BASE + WDOGFEED, 0xAAAAAAAA); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGKEY)); + + qtest_quit(qts); +} + +static void test_wdogfeed(void) +{ + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGFEED)); + + qtest_writel(qts, WDOG_BASE + WDOGFEED, 0xFFFF); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGFEED)); + + qtest_quit(qts); +} + +static void test_scaled_wdogs(void) +{ + uint32_t cfg; + uint32_t fake_count =3D 0x12345678; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, fake_count); + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D fake_count); + g_assert((uint16_t)qtest_readl(qts, WDOG_BASE + WDOGS) =3D=3D + (uint16_t)fake_count); + + for (int i =3D 0; i < 16; i++) { + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, SCALE, i); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + g_assert((uint16_t)qtest_readl(qts, WDOG_BASE + WDOGS) =3D=3D + (uint16_t)(fake_count >> + FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE))); + } + + qtest_quit(qts); +} + +static void test_watchdog(void) +{ + uint32_t cfg; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, SIFIVE_E_LFCLK_DEFAULT_FREQ); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, SCALE, 0); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS, 1); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND); + + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D + SIFIVE_E_LFCLK_DEFAULT_FREQ); + g_assert(qtest_readl(qts, WDOG_BASE + WDOGS) =3D=3D + SIFIVE_E_LFCLK_DEFAULT_FREQ); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, IP0, 0); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_quit(qts); +} + +static void test_scaled_watchdog(void) +{ + uint32_t cfg; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, 10); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, SCALE, 15); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS, 1); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND * 10); + + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D + SIFIVE_E_LFCLK_DEFAULT_FREQ * 10); + + g_assert(10 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGS)); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(15 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, IP0, 0); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_quit(qts); +} + +static void test_periodic_int(void) +{ + uint32_t cfg; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, SIFIVE_E_LFCLK_DEFAULT_FREQ); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, SCALE, 0); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, ZEROCMP, 1); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS, 1); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND); + + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT)); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGS)); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, IP0, 0); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND); + + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGCOUNT)); + g_assert(0 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGS)); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, IP0, 0); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_quit(qts); +} + +static void test_enable_disable(void) +{ + uint32_t cfg; + QTestState *qts =3D qtest_init("-machine sifive_e"); + + test_init(qts); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCMP0, 10); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, SCALE, 15); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS, 1); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND * 2); + + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D + SIFIVE_E_LFCLK_DEFAULT_FREQ * 2); + g_assert(2 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGS)); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(15 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS, 0); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND * 8); + + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D + SIFIVE_E_LFCLK_DEFAULT_FREQ * 2); + g_assert(2 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGS)); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(15 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS, 1); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + + qtest_clock_step(qts, NANOSECONDS_PER_SECOND * 8); + + g_assert(qtest_readl(qts, WDOG_BASE + WDOGCOUNT) =3D=3D + SIFIVE_E_LFCLK_DEFAULT_FREQ * 10); + g_assert(10 =3D=3D qtest_readl(qts, WDOG_BASE + WDOGS)); + + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(15 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, SCALE)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, RSTEN)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, ZEROCMP)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_ALWAYS)); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, EN_CORE_AWAKE)); + g_assert(1 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCOUNT, 0); + cfg =3D FIELD_DP32(cfg, AON_WDT_WDOGCFG, IP0, 0); + qtest_writel(qts, WDOG_BASE + WDOGKEY, SIFIVE_E_AON_WDOGKEY); + qtest_writel(qts, WDOG_BASE + WDOGCFG, cfg); + cfg =3D qtest_readl(qts, WDOG_BASE + WDOGCFG); + g_assert(0 =3D=3D FIELD_EX32(cfg, AON_WDT_WDOGCFG, IP0)); + + qtest_quit(qts); +} + +int main(int argc, char *argv[]) +{ + g_test_init(&argc, &argv, NULL); + qtest_add_func("/sifive-e-aon-watchdog-test/wdogcount", + test_wdogcount); + qtest_add_func("/sifive-e-aon-watchdog-test/wdogcfg", + test_wdogcfg); + qtest_add_func("/sifive-e-aon-watchdog-test/wdogcmp0", + test_wdogcmp0); + qtest_add_func("/sifive-e-aon-watchdog-test/wdogkey", + test_wdogkey); + qtest_add_func("/sifive-e-aon-watchdog-test/wdogfeed", + test_wdogfeed); + qtest_add_func("/sifive-e-aon-watchdog-test/scaled_wdogs", + test_scaled_wdogs); + qtest_add_func("/sifive-e-aon-watchdog-test/watchdog", + test_watchdog); + qtest_add_func("/sifive-e-aon-watchdog-test/scaled_watchdog", + test_scaled_watchdog); + qtest_add_func("/sifive-e-aon-watchdog-test/periodic_int", + test_periodic_int); + qtest_add_func("/sifive-e-aon-watchdog-test/enable_disable", + test_enable_disable); + return g_test_run(); +} --=20 2.27.0