[PULL 0/2] target-arm queue

Patches applied successfully (tree, apply log)
git fetch https://github.com/patchew-project/qemu tags/patchew/20230410141408.3564269-1-peter.maydell@linaro.org
Maintainers: Peter Maydell <peter.maydell@linaro.org>
There is a newer version of this series
target/arm/ptw.c | 11 ++++++-----
1 file changed, 6 insertions(+), 5 deletions(-)
[PULL 0/2] target-arm queue
Posted by Peter Maydell 1 year ago
This bug seemed worth fixing for 8.0 since we need an rc4 anyway:
we were using uninitialized data for the guarded bit when
combining stage 1 and stage 2 attrs.

thanks
-- PMM

The following changes since commit 08dede07030973c1053868bc64de7e10bfa02ad6:

  Merge tag 'pull-ppc-20230409' of https://github.com/legoater/qemu into staging (2023-04-10 11:47:52 +0100)

are available in the Git repository at:

  https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20230410

for you to fetch changes up to 8539dc00552e8ea60420856fc1262c8299bc6308:

  target/arm: Copy guarded bit in combine_cacheattrs (2023-04-10 14:31:40 +0100)

----------------------------------------------------------------
target-arm: Fix bug where we weren't initializing
            guarded bit state when combining S1/S2 attrs

----------------------------------------------------------------
Richard Henderson (2):
      target/arm: PTE bit GP only applies to stage1
      target/arm: Copy guarded bit in combine_cacheattrs

 target/arm/ptw.c | 11 ++++++-----
 1 file changed, 6 insertions(+), 5 deletions(-)
Re: [PULL 0/2] target-arm queue
Posted by Peter Maydell 1 year ago
On Mon, 10 Apr 2023 at 15:14, Peter Maydell <peter.maydell@linaro.org> wrote:
>
> This bug seemed worth fixing for 8.0 since we need an rc4 anyway:
> we were using uninitialized data for the guarded bit when
> combining stage 1 and stage 2 attrs.
>
> thanks
> -- PMM
>
> The following changes since commit 08dede07030973c1053868bc64de7e10bfa02ad6:
>
>   Merge tag 'pull-ppc-20230409' of https://github.com/legoater/qemu into staging (2023-04-10 11:47:52 +0100)
>
> are available in the Git repository at:
>
>   https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20230410
>
> for you to fetch changes up to 8539dc00552e8ea60420856fc1262c8299bc6308:
>
>   target/arm: Copy guarded bit in combine_cacheattrs (2023-04-10 14:31:40 +0100)
>
> ----------------------------------------------------------------
> target-arm: Fix bug where we weren't initializing
>             guarded bit state when combining S1/S2 attrs
>
> ----------------------------------------------------------------


Applied, thanks.

Please update the changelog at https://wiki.qemu.org/ChangeLog/8.0
for any user-visible changes.

-- PMM