From nobody Sun May 12 07:50:50 2024 Delivered-To: importer@patchew.org Authentication-Results: mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org ARC-Seal: i=1; a=rsa-sha256; t=1668695120; cv=none; d=zohomail.com; s=zohoarc; b=ewDZprtsKnzuqVZJmCNfwvybtsH4bb0Jk6uHcRcEkQnEDo60B54BQ3mxZjk/paMguqacdmLoKkOOatNR6iQ23SlkO2HtYF6YnixIiNmivY/UWFDMljBbZKKBihyYr/Xd4aw2ceJkq+PEKn0Hziqfxjnbg+v7DJhYdlw+ae4BM2o= ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1668695120; h=Content-Transfer-Encoding:Cc:Date:From:List-Subscribe:List-Post:List-Id:List-Archive:List-Help:List-Unsubscribe:MIME-Version:Message-ID:Sender:Subject:To; bh=tUo/HWJ9DTBOSNb6YtT6Nn4j7jMqb3um6nY4jQGK85k=; b=fzUbs8fr0Z5aiHswwo45dZdQvXdZnEF4MBsu/NT5up0yOu8zZwGqU98rlM9ZwHv0cLzOEi2T7Eu6lEE2oW1MfHa6P9PQsfOv/alWRmQ2ExcfNlCnxzkkwt2BftCc1Y5XUPpStIQJqw9KKz72Zffa7lP3q9FgbzdpNyexQuc8GEE= ARC-Authentication-Results: i=1; mx.zohomail.com; dkim=pass; spf=pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) by mx.zohomail.com with SMTPS id 16686951203671010.2282228796715; Thu, 17 Nov 2022 06:25:20 -0800 (PST) Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1ovfob-0007VT-6D; Thu, 17 Nov 2022 09:24:29 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1ovZKm-000532-Es for qemu-devel@nongnu.org; Thu, 17 Nov 2022 02:29:18 -0500 Received: from mail-wr1-x430.google.com ([2a00:1450:4864:20::430]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1ovZKf-00063L-Vd for qemu-devel@nongnu.org; Thu, 17 Nov 2022 02:29:14 -0500 Received: by mail-wr1-x430.google.com with SMTP id j15so1688532wrq.3 for ; Wed, 16 Nov 2022 23:28:50 -0800 (PST) Received: from alex-rivos.ba.rivosinc.com (lfbn-gre-1-201-46.w90-112.abo.wanadoo.fr. [90.112.163.46]) by smtp.gmail.com with ESMTPSA id r4-20020adfce84000000b0023691d62cffsm134085wrn.70.2022.11.16.23.28.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 16 Nov 2022 23:28:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20210112.gappssmtp.com; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=tUo/HWJ9DTBOSNb6YtT6Nn4j7jMqb3um6nY4jQGK85k=; b=SWhaER9lC1qGfL3nViTlHYje7/39CwbSg98IDqKUR9DOPt4xS7IR0IdhefBOfby/BY ON30eABjOgcAEnwr/bIP3OfBTq9sx6Ks9q/luOH0OX66Es4sIvPOf//jANYdFcS/+8Mx GyR15Y8qYJ0Iem7SgWAtQPUMUYJplfbJa+7Gqlqrg+BTquUjMKBF/vOp8uNMa0/+KudZ QcsZUHeS5ioCOWyCzDlyYDKIyYM3vd8jl2gVVHghX6zgsFLUdmqDmPl1kJhvbs81XL5P Z88+qNZaFg74z96xByKFIJJNo0SOIHT8qUCvwsV91WeFucBUTgu44TEdZP1VPSDsqLja xMtQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=tUo/HWJ9DTBOSNb6YtT6Nn4j7jMqb3um6nY4jQGK85k=; b=wd6lf6pQyeOe7Si5gODV6OtNC6/y/TLkVOvs8s6Cmqt2R/eRJHxIvVuu+IDbCfOtYH ziqZK1lVHGKffupYRZLuiN+vmbHNDlWHTJSbK0rKpLEUk2G44L9EukHwemuAlZc2q6Ni vixlDg1YAFJgss8QMcydYqCbqfauY+SYvUxr5DQnBai8jdwoQFV1VHe7liD1/y5CYqe1 BLXLRmJSOhHQLqNnd5xXAwfBOo/d+EuJkjO0eiZkBJsnIoopz4Y6TlO1kdvqfvSaDrHO QKEx71H3Rs+q9X45zUHAQ7YXQw7Lg4kg32VKStN5lMbV+wOt5SWVenW89cVKMmJnoznY 7aGg== X-Gm-Message-State: ANoB5pkFWFnxRIyTNhxX131RqqQSCmFxrqyZxQI/YmhS/S8MMdnjazGz ZQk23V8Whdm9r22Yz2C83lCwZQ== X-Google-Smtp-Source: AA0mqf6U2NvdyYCS3S4/TVkL77Hr1kFBjkTzcYicRp84NALtAXIYewlNs5KFCOnndgKvsqnOb07F5Q== X-Received: by 2002:a5d:6642:0:b0:236:6a28:eeda with SMTP id f2-20020a5d6642000000b002366a28eedamr604611wrw.315.1668670128667; Wed, 16 Nov 2022 23:28:48 -0800 (PST) From: Alexandre Ghiti To: Palmer Dabbelt , Alistair Francis , Bin Meng , qemu-riscv@nongnu.org, qemu-devel@nongnu.org Cc: Alexandre Ghiti , Ludovic Henry Subject: [PATCH] riscv: Add RISCVCPUConfig.satp_mode to set sv48, sv57, etc. Date: Thu, 17 Nov 2022 08:28:41 +0100 Message-Id: <20221117072841.240839-1-alexghiti@rivosinc.com> X-Mailer: git-send-email 2.37.2 MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable Received-SPF: pass (zohomail.com: domain of gnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Received-SPF: pass client-ip=2a00:1450:4864:20::430; envelope-from=alexghiti@rivosinc.com; helo=mail-wr1-x430.google.com X-Spam_score_int: -18 X-Spam_score: -1.9 X-Spam_bar: - X-Spam_report: (-1.9 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no X-Spam_action: no action X-Mailman-Approved-At: Thu, 17 Nov 2022 09:24:27 -0500 X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: qemu-devel-bounces+importer=patchew.org@nongnu.org X-ZohoMail-DKIM: pass (identity @rivosinc-com.20210112.gappssmtp.com) X-ZM-MESSAGEID: 1668695121675100001 Content-Type: text/plain; charset="utf-8" RISC-V specifies multiple sizes for addressable memory and Linux probes for the machine's support at startup via the satp CSR register (done in csr.c:validate_vm). As per the specification, sv64 must support sv57, which in turn must support sv48...etc. So we can restrict machine support by simply setting the "highest" supported mode in the satp_mode property. And the bare mode is always supported. You can set this new property as follows: -cpu rv64,satp-mode=3Dsv48 # Linux will boot using sv48 scheme -cpu rv64,satp-mode=3Dsv39 # Linux will boot using sv39 scheme In addition, we now correctly set the device-tree entry 'mmu-type' using this new satp_mode property. Co-Developed-by: Ludovic Henry Signed-off-by: Ludovic Henry Signed-off-by: Alexandre Ghiti Reviewed-by: Atish Patra --- hw/riscv/virt.c | 15 ++++++--------- target/riscv/cpu.c | 45 +++++++++++++++++++++++++++++++++++++++++++++ target/riscv/cpu.h | 3 +++ target/riscv/csr.c | 6 ++++-- 4 files changed, 58 insertions(+), 11 deletions(-) diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c index a5bc7353b4..77484b5cae 100644 --- a/hw/riscv/virt.c +++ b/hw/riscv/virt.c @@ -228,7 +228,7 @@ static void create_fdt_socket_cpus(RISCVVirtState *s, i= nt socket, int cpu; uint32_t cpu_phandle; MachineState *mc =3D MACHINE(s); - char *name, *cpu_name, *core_name, *intc_name; + char *name, *cpu_name, *core_name, *intc_name, *sv_name; =20 for (cpu =3D s->soc[socket].num_harts - 1; cpu >=3D 0; cpu--) { cpu_phandle =3D (*phandle)++; @@ -236,14 +236,11 @@ static void create_fdt_socket_cpus(RISCVVirtState *s,= int socket, cpu_name =3D g_strdup_printf("/cpus/cpu@%d", s->soc[socket].hartid_base + cpu); qemu_fdt_add_subnode(mc->fdt, cpu_name); - if (riscv_feature(&s->soc[socket].harts[cpu].env, - RISCV_FEATURE_MMU)) { - qemu_fdt_setprop_string(mc->fdt, cpu_name, "mmu-type", - (is_32_bit) ? "riscv,sv32" : "riscv,sv= 48"); - } else { - qemu_fdt_setprop_string(mc->fdt, cpu_name, "mmu-type", - "riscv,none"); - } + + sv_name =3D g_strdup_printf("riscv,%s", + s->soc[socket].harts[cpu].cfg.satp_mode_= str); + qemu_fdt_setprop_string(mc->fdt, cpu_name, "mmu-type", sv_name); + name =3D riscv_isa_string(&s->soc[socket].harts[cpu]); qemu_fdt_setprop_string(mc->fdt, cpu_name, "riscv,isa", name); g_free(name); diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index d14e95c9dc..efdb530ad9 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -907,6 +907,48 @@ static void riscv_cpu_realize(DeviceState *dev, Error = **errp) } #endif =20 + /* + * Either a cpu sets its supported satp_mode in XXX_cpu_init + * or the user sets this value using satp_mode property. + */ + bool rv32 =3D riscv_cpu_mxl(&cpu->env) =3D=3D MXL_RV32; + if (cpu->cfg.satp_mode_str) { + if (!g_strcmp0(cpu->cfg.satp_mode_str, "none")) + cpu->cfg.satp_mode =3D VM_1_10_MBARE; + else if (!g_strcmp0(cpu->cfg.satp_mode_str, "sv32") && rv32) + cpu->cfg.satp_mode =3D VM_1_10_SV32; + else if (!g_strcmp0(cpu->cfg.satp_mode_str, "sv39") && !rv32) + cpu->cfg.satp_mode =3D VM_1_10_SV39; + else if (!g_strcmp0(cpu->cfg.satp_mode_str, "sv48") && !rv32) + cpu->cfg.satp_mode =3D VM_1_10_SV48; + else if (!g_strcmp0(cpu->cfg.satp_mode_str, "sv57") && !rv32) + cpu->cfg.satp_mode =3D VM_1_10_SV57; + else if (!g_strcmp0(cpu->cfg.satp_mode_str, "sv64") && !rv32) + cpu->cfg.satp_mode =3D VM_1_10_SV64; + else { + error_report("Unknown option for satp_mode: %s", + cpu->cfg.satp_mode_str); + exit(EXIT_FAILURE); + } + } else { + /* + * If unset by both the user and the cpu, we fallback to sv32 for = 32-bit + * or sv57 for 64-bit when a MMU is present, and bare otherwise. + */ + if (riscv_feature(&cpu->env, RISCV_FEATURE_MMU)) { + if (rv32) { + cpu->cfg.satp_mode_str =3D g_strdup("sv32"); + cpu->cfg.satp_mode =3D VM_1_10_SV32; + } else { + cpu->cfg.satp_mode_str =3D g_strdup("sv57"); + cpu->cfg.satp_mode =3D VM_1_10_SV57; + } + } else { + cpu->cfg.satp_mode_str =3D g_strdup("none"); + cpu->cfg.satp_mode =3D VM_1_10_MBARE; + } + } + riscv_cpu_register_gdb_regs_for_features(cs); =20 qemu_init_vcpu(cs); @@ -1094,6 +1136,9 @@ static Property riscv_cpu_properties[] =3D { =20 DEFINE_PROP_BOOL("rvv_ta_all_1s", RISCVCPU, cfg.rvv_ta_all_1s, false), DEFINE_PROP_BOOL("rvv_ma_all_1s", RISCVCPU, cfg.rvv_ma_all_1s, false), + + DEFINE_PROP_STRING("satp-mode", RISCVCPU, cfg.satp_mode_str), + DEFINE_PROP_END_OF_LIST(), }; =20 diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h index 3a9e25053f..a6c229470b 100644 --- a/target/riscv/cpu.h +++ b/target/riscv/cpu.h @@ -480,6 +480,9 @@ struct RISCVCPUConfig { bool debug; =20 bool short_isa_string; + + uint8_t satp_mode; + char *satp_mode_str; }; =20 typedef struct RISCVCPUConfig RISCVCPUConfig; diff --git a/target/riscv/csr.c b/target/riscv/csr.c index 5c9a7ee287..d26b830f1a 100644 --- a/target/riscv/csr.c +++ b/target/riscv/csr.c @@ -1109,10 +1109,12 @@ static RISCVException read_mstatus(CPURISCVState *e= nv, int csrno, =20 static int validate_vm(CPURISCVState *env, target_ulong vm) { + vm &=3D 0xf; + if (riscv_cpu_mxl(env) =3D=3D MXL_RV32) { - return valid_vm_1_10_32[vm & 0xf]; + return valid_vm_1_10_32[vm] && (vm <=3D RISCV_CPU(env_cpu(env))->c= fg.satp_mode); } else { - return valid_vm_1_10_64[vm & 0xf]; + return valid_vm_1_10_64[vm] && (vm <=3D RISCV_CPU(env_cpu(env))->c= fg.satp_mode); } } =20 --=20 2.37.2