From nobody Thu May 2 15:50:17 2024 Delivered-To: importer@patchew.org Received-SPF: pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) client-ip=208.118.235.17; envelope-from=qemu-devel-bounces+importer=patchew.org@nongnu.org; helo=lists.gnu.org; Authentication-Results: mx.zohomail.com; dkim=fail; spf=pass (zoho.com: domain of gnu.org designates 208.118.235.17 as permitted sender) smtp.mailfrom=qemu-devel-bounces+importer=patchew.org@nongnu.org Return-Path: Received: from lists.gnu.org (208.118.235.17 [208.118.235.17]) by mx.zohomail.com with SMTPS id 1510897222040560.4291449564635; Thu, 16 Nov 2017 21:40:22 -0800 (PST) Received: from localhost ([::1]:43978 helo=lists.gnu.org) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eFZNt-0001DG-51 for importer@patchew.org; Fri, 17 Nov 2017 00:40:13 -0500 Received: from eggs.gnu.org ([2001:4830:134:3::10]:48497) by lists.gnu.org with esmtp (Exim 4.71) (envelope-from ) id 1eFZMz-0000qc-QK for qemu-devel@nongnu.org; Fri, 17 Nov 2017 00:39:19 -0500 Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71) (envelope-from ) id 1eFZMy-0000zj-J5 for qemu-devel@nongnu.org; Fri, 17 Nov 2017 00:39:17 -0500 Received: from mail-pg0-x243.google.com ([2607:f8b0:400e:c05::243]:45002) by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16) (Exim 4.71) (envelope-from ) id 1eFZMt-0000uL-7D; Fri, 17 Nov 2017 00:39:11 -0500 Received: by mail-pg0-x243.google.com with SMTP id c123so1152879pga.11; Thu, 16 Nov 2017 21:39:10 -0800 (PST) Received: from surajjs1.ozlabs.ibm.com ([122.99.82.10]) by smtp.gmail.com with ESMTPSA id d15sm5661549pfj.163.2017.11.16.21.39.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 16 Nov 2017 21:39:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=AcYmSxqk6UNWBjJKGES6Znqcn0AT0fsP/ZxVI2KEL2k=; b=Fx5c2/w29j6Z6CMr+7kILbI+dUre+7vbrQUp0F/xSGozMEXgYURBThqIoOkKfgtKPP Mmx3H6sRLcgeU0suc342dR6xnAXZjubJtcmbfhrqAwtByGG5y0HhljXUhlHk6K3lYVpH feuGuMSdNzNqgkGcTLndhWDvgwb1SlH9kz5ce9zzDIPu2UU5SIwblRT6MpWnGsfENwQ4 FxluogM+8RJZ5ags/9F02/6iY0bhODjsB1320ZCGh82zsgp6aBYTY66z/f9E3vhOmSrf RK1dnCEZkhiEgXWI4wz8Gy7Jf5q1CyhsjeEe0oCJDzVvG3u/MtYfK/RlhZXFyTfvwMkm 5nVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=AcYmSxqk6UNWBjJKGES6Znqcn0AT0fsP/ZxVI2KEL2k=; b=b51TyKRqzuKGeiJGxk+KMOU6/28W3FoZUTQNx11qDTv4lLOwahp0mF8vLmZ+Q0aH+J y4QseGjRjpgsoWmaUDyLJiBev5Qo/xBirkW7JgVbCJMWgc+Fq3eo04yQiVCWyZzvR4nr v1DpL25csa2GqS78iMS7c1lEPYtOTzxg6+jVOK1p3rmaKX0fvq5F184Xis8zFgLCPp4O ELTQZqqCeuNwp4k6jsl7J+MT4j8qAkZtlF3WZMu6yKbNsIBwhvOpOjbUZNfyv87zcDcU dceBaKHkT2BMEfcAGtg2IxaGRUgky+AGo0VW9PQafRsfjAj0AZeAvEj/fqHHUfkJ9AET fVLQ== X-Gm-Message-State: AJaThX5YpM21AAaltxi7chDXmWnf9wnL79wONqdduYjWnO6HjZmaE59c RILTSA8Q+IsOlNlm0+KwJ6gjfkYH X-Google-Smtp-Source: AGs4zMYpPPvoSO524u7fe6l81ANroUeTa3BWH7NAuWt6CG8IU3NfLJKADWXwOWRXZ/XFF1MQ/ObTJQ== X-Received: by 10.84.217.207 with SMTP id d15mr4098573plj.152.1510897149721; Thu, 16 Nov 2017 21:39:09 -0800 (PST) From: Suraj Jitindar Singh To: qemu-ppc@nongnu.org Date: Fri, 17 Nov 2017 16:39:00 +1100 Message-Id: <20171117053900.2536-1-sjitindarsingh@gmail.com> X-Mailer: git-send-email 2.9.5 X-detected-operating-system: by eggs.gnu.org: Genre and OS details not recognized. X-Received-From: 2607:f8b0:400e:c05::243 Subject: [Qemu-devel] [QEMU-PPC] [PATCH V3] target/ppc: Update setting of cpu features to account for compat modes X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.21 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: groug@kaod.org, qemu-devel@nongnu.org, sjitindarsingh@gmail.com, david@gibson.dropbear.id.au Errors-To: qemu-devel-bounces+importer=patchew.org@nongnu.org Sender: "Qemu-devel" X-ZohoMail-DKIM: fail (Header signature does not verify) X-ZohoMail: RDKM_2 RSF_0 Z_629925259 SPT_0 Content-Transfer-Encoding: quoted-printable MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" The device tree nodes ibm,arch-vec-5-platform-support and ibm,pa-features are used to communicate features of the cpu to the guest operating system. The properties of each of these are determined based on the selected cpu model and the availability of hypervisor features. Currently the compatibility mode of the cpu is not taken into account. The ibm,arch-vec-5-platform-support node is used to communicate the level of support for various ISAv3 processor features to the guest before CAS to inform the guests' request. The available mmu mode should only be hash unless the cpu is a POWER9 which is not in a prePOWER9 compat mode, in which case the available modes depend on the accelerator and the hypervisor capabilities. The ibm,pa-featues node is used to communicate the level of cpu support for various features to the guest os. This should only contain features relevant to the operating mode of the processor, that is the selected cpu model taking into account any compat mode. This means that the compat mode should be taken into account when choosing the properties of ibm,pa-features and they should match the compat mode selected, or the cpu model selected if no compat mode. Update the setting of these cpu features in the device tree as described above to properly take into account any compat mode. We use the ppc_check_compat function which takes into account the current processor model and the cpu compat mode. Signed-off-by: Suraj Jitindar Singh --- V1 -> V2: - Pass cpu pointer to spapr_populate_pa_features to avoid extracting it back out from env - Slight reword of spapr_dt_ov5_platform_support logic to avoid duplicate case V2 -> V3: - Use ppc_check_compat() to avoid having to check both the cpu model and the compat mode separately since it does it for us --- hw/ppc/spapr.c | 43 +++++++++++++++++++++---------------------- 1 file changed, 21 insertions(+), 22 deletions(-) diff --git a/hw/ppc/spapr.c b/hw/ppc/spapr.c index d682f01..6841bd2 100644 --- a/hw/ppc/spapr.c +++ b/hw/ppc/spapr.c @@ -44,6 +44,7 @@ #include "migration/register.h" #include "mmu-hash64.h" #include "mmu-book3s-v3.h" +#include "cpu-models.h" #include "qom/cpu.h" =20 #include "hw/boards.h" @@ -252,9 +253,10 @@ static int spapr_fixup_cpu_numa_dt(void *fdt, int offs= et, PowerPCCPU *cpu) } =20 /* Populate the "ibm,pa-features" property */ -static void spapr_populate_pa_features(CPUPPCState *env, void *fdt, int of= fset, - bool legacy_guest) +static void spapr_populate_pa_features(PowerPCCPU *cpu, void *fdt, int off= set, + bool legacy_guest) { + CPUPPCState *env =3D &cpu->env; uint8_t pa_features_206[] =3D { 6, 0, 0xf6, 0x1f, 0xc7, 0x00, 0x80, 0xc0 }; uint8_t pa_features_207[] =3D { 24, 0, @@ -287,23 +289,22 @@ static void spapr_populate_pa_features(CPUPPCState *e= nv, void *fdt, int offset, /* 60: NM atomic, 62: RNG */ 0x80, 0x00, 0x80, 0x00, 0x00, 0x00, /* 60 - 65 */ }; - uint8_t *pa_features; + uint8_t *pa_features =3D NULL; size_t pa_size; =20 - switch (POWERPC_MMU_VER(env->mmu_model)) { - case POWERPC_MMU_VER_2_06: + if (ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_2_06, 0, cpu->compat_pvr= )) { pa_features =3D pa_features_206; pa_size =3D sizeof(pa_features_206); - break; - case POWERPC_MMU_VER_2_07: + } + if (ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_2_07, 0, cpu->compat_pvr= )) { pa_features =3D pa_features_207; pa_size =3D sizeof(pa_features_207); - break; - case POWERPC_MMU_VER_3_00: + } + if (ppc_check_compat(cpu, CPU_POWERPC_LOGICAL_3_00, 0, cpu->compat_pvr= )) { pa_features =3D pa_features_300; pa_size =3D sizeof(pa_features_300); - break; - default: + } + if (!pa_features) { return; } =20 @@ -340,7 +341,6 @@ static int spapr_fixup_cpu_dt(void *fdt, sPAPRMachineSt= ate *spapr) =20 CPU_FOREACH(cs) { PowerPCCPU *cpu =3D POWERPC_CPU(cs); - CPUPPCState *env =3D &cpu->env; DeviceClass *dc =3D DEVICE_GET_CLASS(cs); int index =3D spapr_vcpu_id(cpu); int compat_smt =3D MIN(smp_threads, ppc_compat_max_threads(cpu)); @@ -384,7 +384,7 @@ static int spapr_fixup_cpu_dt(void *fdt, sPAPRMachineSt= ate *spapr) return ret; } =20 - spapr_populate_pa_features(env, fdt, offset, + spapr_populate_pa_features(cpu, fdt, offset, spapr->cas_legacy_guest_workaroun= d); } return ret; @@ -579,7 +579,7 @@ static void spapr_populate_cpu_dt(CPUState *cs, void *f= dt, int offset, page_sizes_prop, page_sizes_prop_size))); } =20 - spapr_populate_pa_features(env, fdt, offset, false); + spapr_populate_pa_features(cpu, fdt, offset, false); =20 _FDT((fdt_setprop_cell(fdt, offset, "ibm,chip-id", cs->cpu_index / vcpus_per_socket))); @@ -949,7 +949,11 @@ static void spapr_dt_ov5_platform_support(void *fdt, i= nt chosen) 26, 0x40, /* Radix options: GTSE =3D=3D yes. */ }; =20 - if (kvm_enabled()) { + if (!ppc_check_compat(first_ppc_cpu, CPU_POWERPC_LOGICAL_3_00, 0, + first_ppc_cpu->compat_pvr)) { + /* If we're in a pre POWER9 compat mode then the guest should do h= ash */ + val[3] =3D 0x00; /* Hash */ + } else if (kvm_enabled()) { if (kvmppc_has_cap_mmu_radix() && kvmppc_has_cap_mmu_hash_v3()) { val[3] =3D 0x80; /* OV5_MMU_BOTH */ } else if (kvmppc_has_cap_mmu_radix()) { @@ -958,13 +962,8 @@ static void spapr_dt_ov5_platform_support(void *fdt, i= nt chosen) val[3] =3D 0x00; /* Hash */ } } else { - if (first_ppc_cpu->env.mmu_model & POWERPC_MMU_V3) { - /* V3 MMU supports both hash and radix (with dynamic switching= ) */ - val[3] =3D 0xC0; - } else { - /* Otherwise we can only do hash */ - val[3] =3D 0x00; - } + /* V3 MMU supports both hash and radix in tcg (with dynamic switch= ing) */ + val[3] =3D 0xC0; } _FDT(fdt_setprop(fdt, chosen, "ibm,arch-vec-5-platform-support", val, sizeof(val))); --=20 2.9.5