[edk2-devel] [edk2-non-osi: PATCH] SolidRun/Cn913xCEx7Eval: Add missing switch CPU port mode description

Marcin Wojtas via groups.io posted 1 patch 1 year, 4 months ago
Failed in applying to current master (apply log)
Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts | 5 +++++
1 file changed, 5 insertions(+)
[edk2-devel] [edk2-non-osi: PATCH] SolidRun/Cn913xCEx7Eval: Add missing switch CPU port mode description
Posted by Marcin Wojtas via groups.io 1 year, 4 months ago
The DSA device tree binding requires setting the
CPU port mode explicitly and it was missing in the CN913x CEx7
Evaluation Board swtich description. Fix that.

Signed-off-by: Marcin Wojtas <mw@semihalf.com>
---
 Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts b/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts
index 50e6d69..d42911c 100644
--- a/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts
+++ b/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts
@@ -285,6 +285,11 @@
                                 reg = <5>;
                                 label = "cpu";
                                 ethernet = <&cp0_eth2>;
+                                phy-mode = "2500base-x";
+                                fixed-link {
+                                        speed = <2500>;
+                                        full-duplex;
+                                };
                         };
                 };
 
-- 
2.29.0



-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.
View/Reply Online (#97761): https://edk2.groups.io/g/devel/message/97761
Mute This Topic: https://groups.io/mt/95897211/1787277
Group Owner: devel+owner@edk2.groups.io
Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org]
-=-=-=-=-=-=-=-=-=-=-=-
Re: [edk2-devel] [edk2-non-osi: PATCH] SolidRun/Cn913xCEx7Eval: Add missing switch CPU port mode description
Posted by Ard Biesheuvel 1 year, 3 months ago
On Tue, 27 Dec 2022 at 02:17, Marcin Wojtas <mw@semihalf.com> wrote:
>
> The DSA device tree binding requires setting the
> CPU port mode explicitly and it was missing in the CN913x CEx7
> Evaluation Board swtich description. Fix that.
>
> Signed-off-by: Marcin Wojtas <mw@semihalf.com>
> ---
>  Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts | 5 +++++
>  1 file changed, 5 insertions(+)
>
> diff --git a/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts b/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts
> index 50e6d69..d42911c 100644
> --- a/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts
> +++ b/Silicon/Marvell/OcteonTx/DeviceTree/T91/cn9130-cex7.dts
> @@ -285,6 +285,11 @@
>                                  reg = <5>;
>                                  label = "cpu";
>                                  ethernet = <&cp0_eth2>;
> +                                phy-mode = "2500base-x";
> +                                fixed-link {
> +                                        speed = <2500>;
> +                                        full-duplex;
> +                                };
>                          };
>                  };
>

Pushed as 61662e8596dd9a64..9a5511ca917a27e4

Thanks,


-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.
View/Reply Online (#97866): https://edk2.groups.io/g/devel/message/97866
Mute This Topic: https://groups.io/mt/95897211/1787277
Group Owner: devel+owner@edk2.groups.io
Unsubscribe: https://edk2.groups.io/g/devel/unsub [importer@patchew.org]
-=-=-=-=-=-=-=-=-=-=-=-